


# Architecture Architecture/Computer

2.) CPU design! (external) नी बाहर से दिख रहा है Internal organisation

2.2) Data Path: - (Internal organisation of the process)



Steps!

a) Instruction fetch! -

- step - i)  $PC \rightarrow MAR$
- step - ii)  $PC \rightarrow Y$ ,  $MAR \rightarrow$  External bus
- $External\ bus \rightarrow MDR$
- step - iii)  $MDR \rightarrow IR$ ,  $Z \rightarrow PC$

$$a + b = c$$

decode

2.) Instruction decoding:-

Instruction is divided/decoded into micro instruction in specific sequence

3.) Loading of data/memory access :-  
Phase:-

- i)  $R_0 \rightarrow MAR$
- ii)  $MAR \rightarrow Ext. Bus, Ext. Bus \rightarrow MDR$
- iii)  $MDR \rightarrow R_1$

4.) Execution:-

- i)  $R_1 \rightarrow X$
- ii)  $R_0 \rightarrow Y, Add, Z$
- iii)  $Z \rightarrow R_2$

This is cycle of CPU

Note:

Hz  $\rightarrow$  cycle/second

$2 \times 10^9$  cycle/sec

एक सेकंड में 2 मिलियन cycle हैं।

one cycle  $\rightarrow$  0.5 nano second

$$\frac{1}{2 \times 10^9} = 0.5 \times 10^{-9}$$

5.) Storing:-

- i)  $R_4 \rightarrow MAD$
- ii)  $R_2 \rightarrow MDR$
- iii) store external

- सबसे address जगह  
- सबसे data जगह

### 3.1 Performance of CPU/Processor:-

Performance is the indirect measurement. So it is measured by two factors:

- Execution time &
- throughput

a) Execution time:- Execution time is inversely proportional to performance

$$P \propto \frac{1}{ET}$$

execution time is suitable for the performance of microprocessors

whereas throughput is suitable for servers and workstations

b) Throughput:- Throughput is directly proportional to performance

$$P \propto TP$$

### 3.2 Speed up:-

$$\text{Speed up} = \frac{\text{Performance of new system}}{\text{Performance of old system}}$$


But in respect/according to execution time:-

$$\begin{aligned}
 S &= \frac{\text{Perfor. of new system}}{\text{Performance of old system}} = \frac{\frac{1}{ET_{\text{new}}}}{\frac{1}{ET_{\text{old}}}} = \frac{ET_{\text{old}}}{ET_{\text{new}}} \\
 &= \frac{TP_{\text{new}}}{TP_{\text{old}}}
 \end{aligned}$$

speed up factor is used to check the performance ~~of~~ game of new system and old system.

$S = N \Rightarrow$  means new system will run  $n$ -time faster than old system.

CPU time calculation:-



1 GHz	= $1 \times 10^9$ cycle/sec	= $10^9$
2 GHz	= $2 \times 10^9$ "	= $0.5 \times 10^{-9}$
3 GHz	= $3 \times 10^9$ "	= $0.25 \times 10^{-9}$

for one cycle time

CPU time is calculated based on two factors

- i) cycle
- ii) cycle time

i) cycle:- cycle is defined as clock pulse transition either from the edge to the edge or from -ve edge to -ve edge.

ii) cycle time

Amount of the time required to transfer the clock pulse either from the edge to the edge or -ve edge to -ve edge is known as cycle time.

cycle time depend on frequency of ~~power~~ clock

$$\text{cycle time} = \frac{1}{\text{frequency of clock}}$$

CPU time = No. of instructions

$$\text{CPU time} = \text{Instruction count (IC)} \times \text{CPE (clock per instruction)} \times \text{one cycle time}$$

Q1) Consider 2.2 GHz processor use to execute the following segments  
 Program contain different type of instruction.

Instruction type	Instruction count	CPE (clock per instruction)
Load	200	12
store	300	10
Arithmetic	200	8
logical	100	6
shift	150	4
branch	50	2

- a) what is the avg. instruction execution time
- b) what is the MIPS rate
- c) what is the program execution time

Soln

$$\text{Cycles} = \frac{200 \times 12 + 300 \times 10 + 200 \times 8 + 100 \times 6 + 150 \times 4 + 50 \times 2}{200 + 300 + 200 + 100 + 150 + 50}$$

$$= \frac{2400 + 3000 + 1600 + 600 + 600 + 100}{1000} = \frac{8300}{1000} = 8.3 \text{ cycle/instruction}$$