

Digital Electronics

Syllabus -

Q.No: 6400 2 marks

- No. system - (414)
- Boolean algebra / Kmap = 455 (venn diagram)
- Switching circuit's = 501
- Combinational circuit = 544

HA / FA

HA / FS

mux / demux ✓

encoder / decoder ✓

→ L sequential circuit = 590

- Latch / FF ✓

- SR ✓

- JK ✓

- T, D ✓

→ Conversion ✓

→ Race round Condition ✓

→ m/s FT ✓


→ Register counter ✓

→ state machine
(FSM) Finite state machine ✓

→ A/D and D/A converter

1.) Basic of Digital logic

Digitized!



measuring quantities that deals with discrete sets.

In digital parameters which acquire discrete values are dealt with

Analog!



analog to real signal

(1)

(2)

(3)

(4)

(5)

(6)

Properties of digital signal ✓ Advantage: ✓

- (1) Error immune ✓
Digital signals are affected lesser by noise, and hence probability of error is smaller
- (2) Easy to process ✓
- (3) Cheaper (components cost is less) ✓
- (4) Power efficient ✓
- (5) Error detection and correction is easier ✓
- (6) storage of information ✓

1.1 = Number System

(1) - Decimal number system - (10)

only two state

(0/1)

10 states

(not easy to manage)

(2) Binary number system (2)

(3) Octal number system (8)

(4) Hexa decimal (16)
6 10

you know
search
July, 2021

Binary number system

No. of symbols $\rightarrow 2 \rightarrow 0, 1$
Base of binary no system $\rightarrow 2$
(2)

Decimal

Binary

0

1

1

1

2

10

3

11 $\rightarrow 2^1 2^0$

4

100

5

101

6

110

7

111

8 1000
9 1001
10 1010
1
1

(Biko)

0	0	0	0
---	---	---	---

0 0 0 1

0 0 1 2

0 0 0 9

00 1 0

00 1 1

00 1 2

0 0 1 9

00 2 0

00 9 9

0 1 0 0

0 - 0000

1 - 0001

2 - 0010

3 - 0011

4 - 0000

All the number system are developed copying the set/Reset pattern of decimal number system.

Conversion from Decimal to Binary
(double double method)

$$(24)_{10} = (?)_2$$

Note:

Conversion from decimal to any number system: -

$$(x_1 x_2 \dots x_n)_{10} = (?)_n$$

n	$x_1 x_2 \dots x_n$	r_0
	$q_1 q_2 \dots q_n$	r_1
	$q_{11} q_{21} \dots q_{n1}$	r_2
	$q_{111} q_{211} \dots q_{n11}$	r_3
	\vdots	\vdots
	\vdots	\vdots
	\vdots	\vdots
	\vdots	\vdots
	\vdots	\vdots
	\vdots	\vdots

N.V.V.
 $k_n < n$
 $r_n = k_n$

$\frac{r_n}{k_n}$ where $k_n < n$

$$r_n = k_n$$

Now, write it in reverse order

$$(?)_n = \{ (r_n) (r_{n-1}) \dots (r_0) \}_n$$

2	24	0
2	12	0
2	6	0
2	3	1
	1	


$(24)_{10} = (11000)_2$

2	96	0
2	48	0
2	24	0
2	12	0
2	6	0
2	3	1
	1	

$(96)_{10} = (1100000)_2$

* Short trick method! -

Decimal	Binary
1	0
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001
10	1010
11	1011
12	1100



Short trick methods

Decimal	Binary
0	0
→ 1	1
2	10
→ 3	11
4	100
5	101
6	110
→ 7	111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111
16	

Rule 1st:-

Decimal	Binary
1 → 2 ⁰	0001
2 → 2 ¹	0010
4 → 2 ²	0100
8 → 2 ³	1000
16 → 2 ⁴	10000

$$(2^n)_{10} = (1000 \dots n \text{ times})_2$$

Rule 2:-

Decimal ✓	
1	$\rightarrow (2^1 - 1) -$
3	$\rightarrow (2^2 - 1) -$
7	$\rightarrow (2^3 - 1) -$

Binary

1	0
11	10
111	110

$$(2^n - 1)_{10} = (111 \dots n\text{-times})_2$$

Rule 3:-

Decimal	Binary
1 $\rightarrow 2^0$	1
2 $\rightarrow 2^1$	10
4 $\rightarrow 2^2$	100
8 $\rightarrow 2^3$	1000
16 $\rightarrow 2^4$	10000

(Note: Multiplication by 2 is indicated on the left and right sides of the table.)

2x

111010

1001010

When ever a binary number is multiplied by 2^n the result will be same binary number shifted to left by n-time

Similarly dividing a number 2^n , shift the binary number to right by n -times.

$$24 = 3 \times 8$$

$$= 3 \times 2^3$$

$$= \downarrow$$

$$= 11 \times 000$$

$$= 11000$$

$$96 = 32 \times 3$$

$$= \downarrow$$

$$= 11$$

$$+ 000 = 01(100)$$

$$= 3 \times 32$$

$$= \downarrow \downarrow$$

$$= 11 \quad 2^5$$

$$= 1100000$$

Attention: But we will not be able to connect all the number's.

Rule 14

$S_{20} = 0111111$

↳ closest power of 2 वाला No. लिखने)

80

$$S_{20} = 512 + 8$$

$$= 2^9 \quad \downarrow$$

$$\downarrow \quad 1000$$

$$+ \quad] = 1000001000$$

$$1000000000$$

$(147)_{10} = (128 + 19)$

$= 2^7 + 19$

$= 2^7 + 16 + 3$

$= 10000000 +$

- $2^1 = 2$
- $2^2 = 4$
- $2^3 = 8$
- $2^4 = 16$
- $2^5 = 32$
- $2^6 = 64$
- $2^7 = 128$
- $2^8 = 256$
- $2^9 = 512$
- $2^{10} = 1024$

10010011

$(269)_{10} = 256 + 13$

$= 2^8 + 13$

$8 + 5 \rightarrow 2 + 1 = 10 + 1$
 $\rightarrow 2^2 = 1000$

$= 100000000$

$(254)_{10} =$

$2^8 \rightarrow 2 \cdot 00000000$

$(255)_{10} \Rightarrow (2^8 - 1) = 11111111$

11111110



88
↓ ↓
symbolic
positional
value

Binary to Decimal number system:

From any no. system to decimal

$$(x_n x_{n-1} \dots x_2 x_1 x_0)_n = (?)_{10}$$

$\begin{matrix} 8 & 8 \\ \downarrow & \downarrow \\ \text{symbolic} & = \text{same} \\ \text{positional} & = \text{not same} \\ \text{value} & \end{matrix}$

$\begin{matrix} \uparrow & \uparrow \\ \text{symbol} & \text{symbol} \\ \downarrow & \downarrow \\ \text{position} & \text{position} \end{matrix}$

$$? = (x_n \cdot 2^n + x_{n-1} \cdot 2^{n-1} + \dots + x_2 \cdot 2^2 + x_1 \cdot 2^1 + x_0 \cdot 2^0)_n$$

For Binary \uparrow $2 = 2$
Base of the number system

$$\begin{aligned}
 & \begin{matrix} 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ (1 & 1 & 1 & 0 & 0 & 1)_2 = (?)_{10} \\ & & & & & 7 \times 2^3 + 1 \end{matrix} \\
 & = 2^5 \times 1 + 2^4 \times 1 + 2^3 \times 1 + 2^2 \times 0 + 2^1 \times 0 + 2^0 \times 1 \\
 & = 32 + 16 + 8 + 0 + 0 + 1 \\
 & = (57)_{10}
 \end{aligned}$$

Note: $111001 = 111000 + 1$
 $= 7 \times 2^3 + 1 = 56 + 1 = 57$

eg. $\underbrace{110101111}_2$

$1101000000 + 11111$

$= 13 \times 2^6 + 31$

eg. $(10111100011101)_2 = (?)_{10}$

$1011100000000 + 11101$

$$\begin{array}{r} 100000000000000 \\ + 111100000000000 \\ + 11100 \\ + 1 \end{array}$$

$2^{19} + 15 \times 2^8 + 7 \times 2^2 + 1$

Octal No. System

Base = 8

Symbol = 0, 1, 2, 3, 4, 5, 6, 7

Decimal to Octal

$(29)_{10} = (?)_8$

$$\begin{array}{r} 8 \overline{) 29} \\ \underline{24} \\ 5 \end{array}$$
 $(29)_{10} = (35)_8$

$$(37)_8 = (?)_{10}$$

$$(37)_8 = (3 \times 8^1 + 7 \times 8^0)_{10}$$

$$= (24 + 7)_{10}$$

$$= (31)_{10}$$

Octal to Binary:-

$$(1260007)_8 = (?)_2$$

↓
Every symbol will
be written in
three bits of binary

1	2	4	6	0	0	0	7
↓	↓	↓	↓	↓	↓	↓	↓
001	010	100	110	000	000	000	111

$$(10101001100000000000111)_2$$

Binary to Octal

$$(1110101111001)_2 = (?)_8$$

(as we will start making groups
from right side) (←)

$$= (001110101111001) = (16571)_8$$

while converting from binary to octal
~~write every octal digit into three~~
 make group of three bits starting
 from right and then write corresponding
 octal for every group.

★ Hexadecimal Number System

- Base-16

- Symbols

Decimal	Hexa
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	A
11	B
12	C
13	D
14	E
15	F

Decimal to Hex

$$(32)_{10} = (20)_{16}$$

$$2 \times 16 = 32$$

$$\begin{array}{r} 16 \overline{) 32} \\ \underline{32} \\ 0 \end{array}$$

$$(32)_{10} = (20)_{16}$$

Note

$$*(21)_{10} = (15)_{16}$$

$$(81)_{10} = (51)_{16}$$

$$(161)_{10} = (A1)_{16}$$

$$(40)_{10} = (?)_{16}$$

~~$$(2 \times 16) = 32$$~~

$$3 \times 16 \rightarrow 48$$

$$(42)_{10} = (?)_{16}$$

$$\begin{array}{r} 16 \overline{) 42} \\ \underline{32} \\ 10 \end{array} \rightarrow 10 \rightarrow A$$

$$(2A)_{16}$$

Note:

$$(40)_{10} = (?)_{16}$$

In any number system symbols used will always be less than base of the number system.

* Hexa to decimal

$$(AAA)_{16} = (?)_{10}$$

$$= A \times 16^2 + A \times 16^1 + A \times 16^0$$


$$= 10 \times 16^2 + 10 \times 16 + 10$$

* Binary - Computer Understandable.

~~Hexa~~ Hexa - memory address
Octal - } memory address

* Hexa to Binary

$$(BAD)_{16} = (?)_2$$



four bit
is sufficient
16

$$(1011 \quad 1010 \quad 1101)_2$$

Binary to Hexa

$$\begin{array}{cccc} (& 00 & 111 & 010 & 1101 &)_2 \\ & \downarrow & & \downarrow & & \downarrow \\ & 3 & & A & & D \end{array}$$

$$(3AD)_{16}$$

* Hexa to Octal (and vice versa)

$$(BAD)_{16} = (?)_8$$

Hexa to octal
Hexa \rightarrow Binary \rightarrow Octal

Octal to hexa
Octal \rightarrow Binary \rightarrow Hexa

$$\begin{array}{cccc} (BAD)_{16} & & & \\ \swarrow & \downarrow & \searrow & \\ (101110101101)_2 & & & \\ \underbrace{\hspace{1cm}} & \underbrace{\hspace{1cm}} & \underbrace{\hspace{1cm}} & \underbrace{\hspace{1cm}} \\ 5 & 6 & 5 & 5 \end{array}$$

$$(5655)_8$$

$$\begin{array}{ccc} (576)_8 = (?)_{16} \\ \swarrow & \downarrow & \searrow \\ 00010111100 & & \\ \underbrace{\hspace{1cm}} & \underbrace{\hspace{1cm}} & \underbrace{\hspace{1cm}} \\ 1 & 7 & 5 \end{array}$$

$$(175)_{16} \rightarrow \text{Hexa}$$

Q. In a number system with base x , following is true

$$(100)_x = (81)_{10}$$

What is x ?

Ans. 9

Note

$$(x_1 x_2 x_3 x_4)_{10} = (?)_{10}$$

$$(32.05)_{10} = (?)_2$$

$$\begin{aligned} (0.05)_{10} &\rightarrow 0.05 \times 2 = 0.10 \rightarrow 0 \\ &0.10 \times 2 = 0.2 \rightarrow 0 \\ &0.2 \times 2 = 0.4 \rightarrow 0 \\ &0.4 \times 2 = 0.8 \rightarrow 0 \\ &0.8 \times 2 = 1.6 \rightarrow 1 \\ &0.6 \times 2 = 1.2 \rightarrow 1 \end{aligned}$$

$$(0.05)_{10} = (0.000011)_2$$

$$(32.05)_{10} = (100000.000011)_2$$

$$(0.5)_{10} = (?)_2$$

$$0.5 \times 2 = \underline{1.0}$$

$$\therefore (0.5)_{10} = (10^{-1})_2$$

$$(10^{-1})_2 = (?)_{10}$$

$$= \sum_{n=0}^{\infty} a_n x^{-n} = a_0 x^{-1} + a_1 x^{-2} + \dots$$

$$= (10^{-1})_{10} \rightarrow (2)_2$$

$$\therefore (0.1)_{10} = 1 \times 2^{-1} = 0.5$$

$$\ast (0.101)_2 = 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} = (0.625)_{10}$$

~~$$(1.01)_2 = 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} = (1.25)_{10}$$~~

$$\textcircled{a} (3A)_5 = (A3)_4$$

A is

a) $A=4$ (b) $A=5$ (c) $A=3$ (d) none of these

Ans

Note: ~~base~~ ~~of~~ ~~decimal~~ ~~is~~ ~~2~~ ~~for~~ ~~base~~ ~~2~~

Notes

$$(100)_x = (1010001)_2 //$$

$$x^2 \times 1 + x^1 \times 0 + 0 = 2^6 + 2^4 + 1$$

$$x^2 = 81$$

$$x = \pm 9$$

$$x = 9$$

Q21

$$3x5 + Ax1 = Ax4 + 3$$

$$15 + A > 4A + 3$$

$$3A = 12$$

$$A = 4$$

Base is also 4, so this is not possible

(A) none of these

$$f(A) = g(A)$$

is A

$$f(b) = A(a) \quad z = A(b) \quad f = A(a)$$

- Creating an opportunity
- execution ✓

9th

GATE 2014:

Consider the eqn

$$(123)_5 = (x8)_y$$

with x and y unknown.

No. of possible solutions e.

Ans

~~123~~ 123

$$5^2 \times 1 + 5^1 \times 2 + 5^0 \times 3 = x y^1 + 8 x y^0$$

$$25 + 10 + 3 = xy + 8$$

$$38 = xy$$

~~$$38 = xy$$~~

$$30 = xy$$

$$y > x$$

$$8 < y$$

- ③ 5×15 ✓
- ① 1×30 ✓
- ③ 3×10 ✓


~~④ 2×19~~

✓

2

1.2. Codes

Binary codes: Codes are designed for specific purposes.



① BCD code

- Binary coded decimal
- numeric code

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

(2)

Handwritten notes on the right margin:

- 0 to 9
- ↓
- 10 to 15
- ↓
- 16 to 21
- ↓
- 22 to 27
- ↓
- 28 to 31

9 $\begin{cases} 1001 & \text{(Binom)} \\ 1001 & \text{(BCD)} \end{cases}$

10 $\begin{cases} 1010 & \text{(Binom)} \\ 0001 & 0000 & \text{(BCD)} \end{cases}$

(to select every separate)

- easy for making calculator

(2) ASCII codes!

(American Standard Code for Information Interchange)


- It's a alphanumeric codes
- It's a seven bit code, uses to represent alphabets and special characters and numerals.

0-9
A-Z
a-z
0-9
A-Z
a-z
0-9
A-Z
a-z

- ASCII is modified to to represent greater symbols and EB code codes

(extended binary coded decimal interchange code)

It's a 8 bit code, make's no. of symbol double






(4) * Excess 3-code

Decimal	Binary	Excess 3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

$$\text{excess 3-code} = (N + 3)_2$$

Note



(Self-Complementation)


* excess 3 is a self complementary code
It means complementation is true
in both decimal and excess 3 notations.

* A code is said to be self complementary if
the code word of n 's complement of N ,
i.e. N' can be obtained from code word
of N by interchanging all zeros by ones
and all ones by zeros.

* Complements are used to represent negative
numbers.

1.3 Arithmetic Operations!

[Faint, illegible handwriting is visible in the background of the page.]



GradeSetter


1.84 signed Number Representation

	Sign Bit	1's Complement	2's Complement
-8	1000	1000	1000
-7	1111	1001	1001
-6	1110	1010	1011
-5	1101	1011	1100
-4	1100	1100	1101
-3	1011	1101	1110
-2	1010	1110	1111
-1	1001	0000	0000
0	0000	0000	0000
+1	0001	0001	0001
+2	0010	0010	0010
+3	0011	0011	0011
+4	0100	0100	0100
+5	0101	0101	0101
+6	0110	0110	0110
+7	0111	0111	0111
	-7 to +7	-7 to +7	-8 to +7

Concept of 1's and 2's Complement:-

Problem 1) - solved

$$\begin{array}{r} -2 \\ +2 \\ \hline \end{array}$$



$$\begin{array}{r} +x \\ -x \\ \hline 0 \end{array}$$

Note: एक बात ध्यान दे, the value की समता ही same ही रहना, लेकिन the value change हो जायेगी, यह -value से ही complement का importance है।

Problem 2) - solved

$$2^4 = 16 \text{ representation}$$

Note: So 2's complement method is best of all //

neg = 1//
pos = 0//

Range:-
4 bit number = sign = -7 to +7 ✓
1's Compl = -7 to +7 ✓
2's Compl = -8 to +7 ✓

-15	11111	10000	
	000		00
	000		00
	100		100
	010	010	00
+0	00000	110	
+1	00001		(00001)
+2			

+15 01111

Note: In sign bit method and 1's complement method's following drawbacks exist's.
(a) +0 and -0 are represented by different value.
(b) Adding +x and -x does not gives null value.

(c) efficiency of representation is not best.

Note:

3 bit's

	Sign	rest	2's
-4			100
-3	111		101
-2	110		110
-1	101		1111
0	100		000
+0			000
+1			001
+2		010	010
+3		011	011
(-3 to 3)			-4 to 3

* Range of Representation using n-bit's

(a) In signed bit method and it's complement method,

$$\text{Range} = -(2^{n-1}) \text{ to } (2^{n-1}-1)$$

(b) In 2's Complement method

$$\text{Range} = -2^{n-1} \text{ to } +(2^{n-1}-1)$$


(c)

Q) what is the range of representation using 6 bits in 2's complement

so $n = -32$ to 31

Range = -2^{n-1} to $2^{n-1} - 1$

Ex: - 1997



-8 1001 0001

= $-(2^3 \text{ com of } 1001)$

= $-(0111)$

= -7

Note

while finding 2's complement of a number copy the bits starting from right till we get 1's one after copying 1's one complement rest of the bits to the left

F F F F

1111 1111 1111 1111

- (2's complement of FFFF)

- (0000 0000 0000 0001)

= - (1)

= (F) A

In 2's complement using 10 bit

11 0000 1101

- 00 1111 0011

- (15 x 2⁴ + 3)

- (243)


In 2's complement using method 10 bits

0000 0010 00


→ (+0)



the, so simply +0 //

Q3. Gate 1997



1 byte →






msb (most significant will be copied)

Gate

2's complement

left shift + 1




A number N is stored in 4 bit register and it is designated as N . The no. is in 2's complement format.

Number is now copied in a 5 bit register and after some shifting operation, the result is as shown $[a_3 | a_2 | a_1 | a_0 | 1]$

The result is

- (a) N (b) $2N$ (c) $N+1$ (d) $2N+1$



Q4. Gate GATE 1998
 answer will be copies

Q5.
 17 16 8 4 2 1 -17 \Rightarrow 6 bit
 0 1 0 0 0 1
 1 0 1 1 1 1 including signals

steps - In these type of questions
 1st step is to identify no.
 of bits required to represent the
 number, then solve.


Q6. ✓ -8/

Q7. 16 8 4 2 1

Q8.
 1001 \Rightarrow 2's com \Rightarrow -(0011) \Rightarrow -7
 1001 \Rightarrow 2's com \Rightarrow -(011) \Rightarrow -7
 11001 \Rightarrow -(00011) \Rightarrow -7

$16 + 2 + 1$

Q9





$$\begin{array}{r} 47 \\ 32 \\ \hline 15 \end{array}$$

$(2 \times 16)_{10} = (20)_{10}$

$(3 \times 10)_{10} = 30$

16	47	11
	2	


(27)



Q10

BCD \Rightarrow base - 5

$(24)_5$



$010 \quad 100$


Q11

(using 6-bit)

01110 $\rightarrow +14$


11001 $\rightarrow -(00111) = -7$

$14 - 7 = 7$



1.5 Overflow Concept! -


Note (overflow)



⇒ overflow

↳ carry comes generate

⑩ 2's ~~complement~~ complement



overflow

So, to solve


$$f = x \cdot y \cdot \bar{z} + \bar{x} \cdot \bar{y} \cdot z$$

↳ This is the condition of overflow in 2's complement //

Ans)

$$f = x \cdot y \cdot \bar{z} + \bar{x} \cdot \bar{y} \cdot z$$

* New to solve it no requires one extra




$$\begin{array}{r}
 +6 \quad 0110 \\
 -7 \quad 1001 \\
 \hline
 1111 \\
 \hline
 \downarrow \\
 -(0001)
 \end{array}$$

(1) (correct)

Condition:-

! no & end! \Rightarrow $f = x \cdot y \cdot \bar{z} + \bar{x} \cdot \bar{y} \cdot z$



Q1 Gate 1987

$$\begin{array}{r}
 +6 \quad 0110 \\
 -7 \quad 1001 \\
 \hline
 1111 \\
 \hline
 -(0001) \\
 \textcircled{1} //
 \end{array}$$

Note: When a +ve and a -ve numbers are added using 2's complement method, if result is not outside the range, then
 (a) if overflow occurs result is +ve
 (b) if overflow does not occur result is -ve and is in 2's complement format

Gate
(15) $\sqrt{(224)}_8 = (13)_8$

$$\sqrt{2x^2 + 2x + 4} = 1x + 3x^0$$

$$\sqrt{2x^2 + 2x + 4} = x + 3$$

$$2x^2 + 6 = (x+3)^2$$

$$2x^2 + 6 = x^2 + 9 + 6x$$

$$2x^2 - x^2 - 6x + 6 - 9 = 0$$

$$x^2 - 6x - 3 = 0$$

$$2x^2 + 2x + 4 = x^2 + 6x + 9$$

$$2x^2 - x^2 + 2x - 6x + 4 - 9 = 0$$

$$x = (5), -1$$

Ans

(16) $4 \ 3 \Rightarrow 32 + 11$

$0010 \ 1011$ } T_1

(22) $1111011 \Rightarrow$

$-(00001001)$

$\hookrightarrow (-5)$

(9) $\ominus 1110011$

$-(00011001)$

(-25) (0) Ans

(10) $(-539)_{10}$

$\hookrightarrow -(100011011)$

$-(0100011011)$

010111100101

$n \quad E \quad F$

9.) Boolean Algebra & minimization!

Boolean Algebra

→ George boolean (1854)

ON/OFF

f = A → 10 am < 0

→ class will start

→ class will not start

2.1) Logic (Boolean) operations!

Three operation :-

① NOT (A / \bar{A}) (negation)

$f = \bar{A}$

② Join (AND)

AND:

$f = A \text{ and } B$

NOT, AND, OR

③ Join (OR)

OR:

$f = A \text{ or } B$

where A, B are boolean functions.
NOT, AND, OR → operators

a) Boolean algebra deals with statement variables having only two possible values.

b) Boolean variables can only have two values true or false
0 or 1
Yes or No

c) There are three basic operations in boolean
(i) NOT
(ii) AND
(iii) OR

Note Postulates :-
eg. Light always travel in straight line.

Postulates are pre-requisite

(Postulates are more fundamental than theorem)

★ (i) NOT

$$\bar{A} = \text{NOT } A$$

(a) $\bar{\bar{A}} = A$ Involution

$$\bar{0} = 1$$

$$\bar{1} = 0$$

(2) AND (\cdot)

A	B	f
0	0	= 0
0	1	= 0
1	0	= 0
1	1	= 1

Postulates -

①

A	B	f
0	0	= 0
0	1	= 0

$A \cdot 0 = 0$ ✓

②

0	1	= 0
1	1	= 1

$A \cdot 1 = A$ ✓

③

$A \cdot \bar{A} = 0$ ✓

④

$A \cdot A = A$ ✓

③

OR (+)

0	0	= 0
0	1	= 1
1	0	= 1
1	1	= 1

Postulates: -

(6) $A + 1 = 1$ ✓

(7) $A + 0 = A$ ✓

(8) $A + \bar{A} = 1$ ✓

(9) $A + A = A$ ✓

2.2) Law of boolean algebra:-

Theorems
absorb, distrib, conjun

★ Theorems!

10) Distribution Theorem

$$X(Y + Z) = X \cdot Y + X \cdot Z$$

Note: (only on boolean)

$$X + Y \cdot Z = (X + Y) \cdot (X + Z) \quad \checkmark$$

(**) eg. $f = \bar{A} + A B C + \bar{A} B C$

$$= \bar{A}(1 + B C) + A B C$$

$$= \bar{A} + A B C$$

$$= \bar{A} + \overline{B C}$$

$$= (\bar{A} + A) (\bar{A} + B C)$$

$$= 1 \cdot (\bar{A} + B C)$$

$$= \bar{A} + B C$$

ii) Absorption Theorem:

$$\begin{aligned}
 X + \bar{X}Y &= (X + \bar{X})(X + Y) \\
 &= 1 \cdot (X + Y) \\
 &= X + Y
 \end{aligned}$$

eg,

$$\boxed{X + \bar{X}Y = X + Y}$$

complement will be absorbed. (बाक वाला complement absorb होगा)

$$\boxed{\bar{X} + XY = \bar{X} + Y}$$

complement of it will absorb

eg.

$$\begin{aligned}
 f &= \bar{X} + XY \\
 &= \bar{X} + Y
 \end{aligned}$$

$$f = \bar{A}B + ABC$$

$$f = \bar{A} + BC$$

2.3) Boolean algebraic theorem:-

De-morgan's Theorem

$$\overline{X + Y + Z} = \bar{X} \cdot \bar{Y} \cdot \bar{Z}$$

$$\overline{X \cdot Y \cdot Z} = \bar{X} + \bar{Y} + \bar{Z}$$

ie Break the bar, change the sign"

✓★ Three ways of simplification of boolean algebra

(i) Using Boolean algebra postulates and theorems

(ii) K-map (Graphical method of solving)

Note: till five to six variable.

(iii) Tabulation method

Note: 7 or more variable.

eg: $f = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$

$$= (\bar{A} + A)BC + A\bar{B}C + A\bar{B}\bar{C}$$

$$= BC + A\bar{B}C + A\bar{B}\bar{C}$$

$$= BC +$$

$$A = A + A + A + \dots$$

$$ABC = ABC + A\bar{B}C + A\bar{B}\bar{C} + \dots$$

$$\begin{aligned} f &= \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C \\ &= A\bar{B}C(\bar{A} + A) + A\bar{B}C(\bar{C} + C) + A\bar{B}C(\bar{C} + C) \\ &= \bar{B}C + A\bar{B}C + A\bar{B}C \\ &= A\bar{B} + \bar{B}C + A\bar{B}C \end{aligned}$$

or


$$\begin{aligned} f &= \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C \\ &= \bar{A}BC + A\bar{B}C + A\bar{B} \\ &= \bar{A}BC + A(\bar{B}C + \bar{B}) \\ &= \bar{A}BC + A(\bar{B}(C + 1)) \\ &= \bar{A}BC + A\bar{B} + CA \\ &= \bar{B}(\bar{A}C + A) + CA \\ &= \bar{B}(A + C) + CA \\ &= A\bar{B} + \bar{B}C + CA \end{aligned}$$

eg 2.

$$f = A + \bar{A}CD + \bar{A}\bar{B}\bar{C}$$

$$= \bar{A} \cdot \overline{\bar{A}CD} \cdot \bar{A}\bar{B}\bar{C}$$

$$= (\bar{A} \cdot \bar{A}CD) (\bar{A} + \bar{B} + \bar{C})$$



$$= 0$$

Any

eg? →

$$f = \overline{ABC} + \overline{AB} + CD$$

an

$$\overline{ABC} \cdot (\overline{AB} + CD)$$

$$\overline{ABC} \cdot \overline{AB} + \overline{ABC} \cdot CD$$

$$\overline{ABC} \cdot \overline{AB} + \overline{ABC} \cdot CD$$

$$= (\overline{A} + \overline{B} + \overline{C}) \cdot \overline{AB} + (\overline{A} + \overline{B} + \overline{C}) \cdot CD$$

$$= \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot CD + \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot CD$$

$$= \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot CD + \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot CD$$

(12) Consensus Theorem

$$f = xy + yz + \overline{x}z$$

$$= (xy + yz + \overline{x}z) \cdot xyz$$

$$\rightarrow xyz + yz + \overline{x}z$$

=

$$= xy + yz(x + \overline{x}) + \overline{x}z$$

$$= xy + yz + \overline{x}z + \overline{x}z$$

$$= xy(1 + z) + \overline{x}z(1 + y)$$

$$= xy \cdot 1 + \overline{x}z \cdot 1$$

$$= xy + \overline{x}z$$

① only one variable should be complete

② three variable

③ each ~~rep~~ repeat only two times

Imp

$$xy + yz + \overline{x}z = xy + \overline{x}z$$

अगर किसी भी

agreement होगा

आदि को

अब तक लेते हैं

अगर कोई एक complement

हो तो भी complement होगा

बस वही वाला term होगा

$$\underline{\text{eg}} \quad \bar{A}BC + ADE + BCDE = \bar{A}BC + ADE$$

$$\underline{\text{eg}} \quad \bar{x}\bar{y} + \bar{y}z + xz = \bar{x}\bar{y} + xz$$

$$\underline{\text{eg}} \quad A\bar{B} + \bar{B}C + \bar{A}C = A\bar{B} + \bar{A}C$$

Condition:

* To apply consensus theorem, check following conditions

(1) ~~uses~~ the number of variables are three

(2) Each variable is used two times

(3) only one variable is complement

~~is~~

If above three conditions are satisfied then those product term will contain complemented variables are retained //

* Boolean functions:-

variables can also be made with multiple alphabets and if the combination of alphabets come always in bunch then it is just one variable.


$$\underline{\text{eg}} \quad \bar{A}BC + ADE + BCDE = \bar{A}BC + ADE$$

After shows

no same

9.5) Representation of boolean functions -

Boolean function




$f(A, B, C, D)$

order matters here

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

If $n=1$
total = 2



A	AB
A-bar	A-barB
B	A-barB
B-bar	A-barB-bar
A+B	A-barB + AB-bar
A+B-bar	AB + A-barB
A+B-bar	0
A+B-bar	1

$\rightarrow \bar{A} \cdot B \cdot C \rightarrow m_3$

$\rightarrow A \cdot \bar{B} \cdot C \rightarrow m_5$

$\rightarrow A \cdot B \cdot \bar{C} \rightarrow m_6$

$\rightarrow A \cdot B \cdot C \rightarrow m_7$

✓

Note: minimum के case में 0 prime है।
 सबसे अधिक 0 (0) वाले से $\bar{0}$ (-) लीगा।
 जबकी maximum के case में 1 prime है,
 इसका सबसे अधिक 1 के case में $\bar{1}$ (-) लीगा।

T₁

min terms:

min terms are ~~simplest terms~~ ANDed terms of n-variables for which functions value is '1'.


T₁ (min term = AND ed term)

• variables may be primed or unprimed

X → Unprimed (1)
 \bar{X} → Primed (0) (Note: Prime का मतलब $\bar{0}$ (-) लगा हुआ है।)

BC
 AC
 Not min term

• In min-terms input variables having value '0' are considered prime.
 and ~~variables~~ variables having value '1' are considered un-prime.



where

n → decimal equivalent of (XYZ)₁₀

★ Canonical SOP operation is ORed ~~terms~~ expression of all min terms.

$$f = \sum (m_2, m_5, m_6, m_7)$$

or


$$f = \sum m(3, 5, 6, 7)$$

$$f = ABC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

Grade over

Study has
 ↑
 space is always also character //


Note 2's complement



Number system & Code

↓
 Universal

like ↓
 BCD is 9 case




First 11 number को सफा करने के लिए

दशमिक पाठ्य system & decimal number

Note

$X \rightarrow$ 2's complement of $P = -P$

$X \rightarrow$ 2's complement representation of $P = P$



$f \rightarrow f_n(\text{canonical}) \rightarrow \text{minimal} \rightarrow \text{circuit drawing}$

A	B	C	f	min term	max term
0	0	0	0		$A+B+C - m_0$
0	0	1	0		$A+B+\bar{C} - m_1$
0	1	0	0		$A+\bar{B}+C - m_2$
0	1	1	1	$\bar{A} \cdot B \cdot C \rightarrow m_3$	$\bar{A} + \bar{B} + \bar{C} - m_3$
1	0	0	0		$\bar{A} + B + C - m_4$
1	0	1	1	$A \cdot \bar{B} \cdot C \rightarrow m_5$	
1	1	0	1	$A \cdot B \cdot \bar{C} \rightarrow m_6$	
1	1	1	1	$A \cdot B \cdot C \rightarrow m_7$	


$$f = \sum \{m_3, m_5, m_6, m_7\}$$

$$= \sum m \{3, 5, 6, 7\}$$

$$f = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

↳ canonical/SOP

$$f = A \cdot B + B \cdot C + CA$$



Max

term = $B \cdot \bar{A} \cdot \bar{C}$

It is a ~~max~~ ~~term~~ ORed term of n-variable for which value is zero

eg. In a function f of $\{x, y, z\}$

$\bar{x} + \bar{y} + \bar{z}$, $x + \bar{y} + z$ etc are max-term

while

$\bar{x} + \bar{y}$ is not a max-term.

• max-term are represented by M_n

where n is decimal equivalent of

xyz

Note

In the writing of max-term, variables which are low/zero in value are considered unprime and variables having value are represented by prime variable.

$$\begin{aligned} \therefore f &= \prod \{ m_0, m_1, m_2, m_4 \} \\ &= \prod \{ 0, 1, 2, 4 \} \end{aligned}$$

$0 \rightarrow \text{unprime} \rightarrow \bar{A}$
 $1 \rightarrow \text{prime} \rightarrow A$

$$f = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+C) \cdot (\bar{A}+B+C)$$

Canonical POS expression is boolean function which is ANDed expression of all the max-terms.

Hence boolean function's in canonical form may acquire two formats:-

(i) It is ORed expression of all min-terms (SOP form)

(ii) It is ANDed expression of all the max terms (POS form)

Note - min-term में work करने में familiar हैं।

पर Question solve

करने के लिए विशेष

“max-term” ही use करें।

Always try to prefer max-term to solve the questions.

$$f = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+C) \cdot (\bar{A}+D+C)$$

$$f = \bar{A}BC + A\bar{B}C + A\bar{D}\bar{C} + ABC$$

$$= AB + BC + CA$$

Distribute absent consequent

$$x+y+z = (x+y)(z) = (x+y)(z+z)$$

$$= [(A+B)+C] \cdot [C + (A+\bar{B}) \cdot (\bar{A}+D)]$$

$$= (A+B) [C + \bar{A}\bar{B} + A\bar{D}]$$

$$= AC + AB + BC + A\bar{D}$$

$$= AB + BC + CA \leftarrow \text{minimal form of (SOP)}$$

$$f = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+C) \cdot (\bar{A}+B+C)$$

$$= (A+B+C) \cdot (A+B+C)$$

$$= (A+B) (B+C) (C+A) \leftarrow \text{minimal form in POS}$$

⇒ No. of literals for minimal expression is smallest.

2.4) Minimization of boolean functions

Minimization of expressions

(1) K-map (Karnaugh map)

	Canonical
Not Canonical	$ABC + \bar{A}BC$
$ABC + AB\bar{C}$	↓
$AD(C+1)$	BC
$= AD$	

Note:
minimization
minimization
is the extreme
simplification

- Graphical method to minimize boolean functions.

- K-map is a tool only for minimize


$$ABC + \bar{A}BC + A\bar{B}C + AB\bar{C}$$

we have to group together

$$A \cdot B(C + \bar{C})$$

→ Grouping का तरीका
"Grouping"

K-map!



cell

Group enclosed using circle

- 2 → ✓
- 4 → ✓
- 8 → ✓
- 16 → ✓

Properties of ~~cell~~ K-map

(i) cell $\rightarrow 2^n$

variable = 4

No. of cell = $2^4 = 16$

(ii) cell \rightarrow Rows and Columns


4 rows and 4 columns

(iii) Rows and columns are numbered in gray code.

Unit distance code
cycle code

We require only one bit difference like in Robot.

Not Unit distance code.



because all three are changed here

in gray code

3 → 010
then
4 → 0110

(iv) f = {A, B, C, D} with m.s.b and l.s.b

Rows will always constitute m.s.b
&
columns " " " " " " l.s.b

Table with 4 rows and 4 columns. Rows are labeled with Gray code (00, 01, 11, 10) and columns with Gray code (00, 01, 11, 10). The body of the table contains binary representations of numbers 0-15. A diagonal line from top-left to bottom-right separates the table into two regions: 'max-terms' above and 'min-terms' below.

• Rows and columns are in Gray code
• But cells are in Binary.

0101 = (A + B) · (C + D) = m₅

if 01 min-term is a product term.

0101 = A · B · C̄ · D = m₅

Learn the number which gives easy

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$2^n = 2^3 = 8$ cells k-map.

⇒

A	BC	00	01	11	10
0	0	0	0	1	0
1	0	0	1	1	1
	4	5	7	6	


(Graphical truth table)

In k-map rows and columns are numbered in binary code but cells are numbered as decimal equivalent of binary.

* when no. of variables is even, k-map is in square shape.

* when no. of variable is odd we will keep no. of columns more than no. of rows.
(Note: has and first rule)

* MSB / higher precedence bits are in rows and LSP / lower bits is in columns.



If assumptions are made in opposite way that is higher / MSD in column and lower / LSD in row cell number will change accordingly.

for minimization
① we group :-

n-variable \Rightarrow group of adjacent cells are made.

	0001		
	1001		

adj cells corresponding binary numbers are differ by one

1100	1110
1000	1010

2) No. of cells in a group can be 2^x where $x = 1, 2, 3, 4$

$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

3) Adjacent cell meaning:- In K-map two cells are said to be adjacent if their binary representation differs only by one bit.

87

(1) D_f n-variables
r-Group

Every group provides a ~~prod~~ Product term or a sum term.

(2) No. of literals provided by any group is equal to $n-r$ \rightarrow No. of literals.

where
 $n \rightarrow$ is no. of variable
 $r \rightarrow$ Group contains 2^r cells.

eg. Let $n=4$, No. of cell = 16

Groups are made either of ones or of zeros.

if groups of ones are made they corresponds to min terms

and if group of zeros are made they corresponds to max terms.


Number of literals = $n-r$

No. of Literal = $n-r$

	Group (No. of cells)	No. of literals (n-r)
$r=0$	1	4
$r=1$	2 (Pair)	3
$r=2$	4 (Quas)	2
$r=3$	8 (octate)	1
$r=4$	16	0

Handwritten notes in Hindi on the right margin.

Change cell



आइए पूरा नक्शा
असर
हमारा है

* To get SOP expression group of 1's is made and to get POS expression grouping of 0's is made.

	BC	00	01	11	10
A	0	0	0	1	0
	1	0	1	1	1

* SOP: \Rightarrow
 \hookrightarrow Group of 1's

change की
सोप में है

only write common part
AC

verify the
formula

$$n - r = 3 - 1 = 2$$

so function of SOP is $= AB + BC + CA$

* During grouping always start with largest, although there are few exception

* POS:

For POS Group of Zero's (0) will be made.

	BC	00	01	11	10
A	0	0	0	1	0
	1	0	1	1	1

\hookrightarrow A + C
 \hookrightarrow B + C
 \hookrightarrow A + B

$$f = (A+B) \cdot (B+C) \cdot (C+A) = AB + BC + CA$$

	A	B	C	f
	0	0	0	1
	0	0	1	1
	0	1	0	1
	0	1	1	1
	1	0	0	0
	1	0	1	0
	1	1	0	0
	1	1	1	0

SOP:-

A	BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
0	00	1	1	1	1
1	01	0	0	0	0
1	11	0	0	0	0
1	10	0	0	0	0

$= \bar{A}$

POS =

A	BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
0	00	1	1	1	1
0	01	0	0	0	0
0	11	0	0	0	0
0	10	0	0	0	0
1	00	0	0	0	0
1	01	0	0	0	0
1	11	0	0	0	0
1	10	0	0	0	0

$= \bar{A}$


Note Here, no. of Group = 1,

SOP - जब तक Group बनाना है, जब तक स्पष्ट '1' कोर हो जायें।

POS - जब तक Group बनाना है, जब तक स्पष्ट '0' कोर हो जायें।

Note During grouping, we start with largest possible group and grouping continues till all 1's or all 0's are covered.

eg. >




$$f = 1 \text{ octet} + 1 \text{ quad}$$

$$= (4-3) + (4-2)$$

$$= 1 + 2$$

= 3 literals

eg. >



No. of literals

$$= 1 \text{ octet} + 2 \text{ quads}$$

$$= 2 \text{ octet}$$

$$= 2 \times (4-3)$$

$$= 2 \times 1$$


$$= 2$$

$$f = \bar{C} + \bar{A}$$

note
allows
start
at

R1, R2

Redundant
if max
remove
कल



Redundant group.
(max वाले को
delete
करना है)

Maximum वाले को delete करना
अधिकतम वाले को हटाना है
अधिकतम वाले को हटाना है
अधिकतम वाले को हटाना है

$$1 \text{ pair} = 4 - 2 = 2$$

No. of literals = ~~4~~ ~~4~~


$$= 4 \text{ pair}$$

$$= 4 \times (4 - 1)$$

$$= 4 \times 3$$

$$= 12$$

Corner Quas



1000
 $\bar{B}\bar{D}$

1010

This is also a Quas because all are adjacent to each other (because all have only one bit difference.)

$$f = BD + \bar{B}\bar{D}$$

$$= B \oplus D$$

T_1
x

1	1	1	1
1			1
1			1
1	1	1	1

= 2 Octade
= 2 literal

Any k-map set-pattern:

#

$f = [A, B, C]$

A \ BC	00	01	11	10
0	1	0	1	0
1	0	1	0	1

$f = \sum m(0, 3, 5, 6) = A \oplus B \oplus C$

No. of 1's is even in all the cases.

- 000
- 011
- 101
- 110

(even detector)
must not be even of 1's
ex-or

#

A \ BC	00	01	11	10
0		1		1
1	1		1	

$f = \sum m(1, 2, 4, 7)$

= 001, 010, 100, 111 (all odd number of 1's)

= $A \oplus B \oplus C$ (ex-or)

set pattern -

e	o	e	o
o	e	o	e
e	o	e	o
o	e	o	e

0 → even number
1 → odd number

Note:

$$\frac{1}{1} = 1$$

$$\frac{0}{1} = 0$$

$$\frac{1}{0} = \infty$$

सामाजिक

अपने
मित्रों

Learn it!

⇒ Think &
⇒ Contemplate
of
Contemplation ✓

$$\frac{10}{10} \rightarrow 10 \text{ apple}$$

← 10 को निकाल

$$= 1$$

$$\frac{10}{5} \rightarrow 10 \text{ apple}$$

← 5 को को

$$= 2 \text{ or } 10 \text{ apple}$$

5-5 करके निकालो

$$\frac{10}{0}$$

10 से जो zero निकाले, वो
10 बार निकाल सकते है



$$\frac{0}{0} \Rightarrow \text{undefined}$$

$$\frac{x}{x} = 1$$

$$\frac{0}{x} = 0$$

$$\frac{x}{0} = \infty$$

Interest/hobbies :
→ should be all knowledge



★ Don't care Conditions! -

A	B	e	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x or d
1	1	1	x or d

↓ This is don't care

$$f = \sum m[4,5] + d[6,7]$$

$$f = \prod M(0,1,2,3) + d[6,7]$$

	PC			
A	0	0	0	0
	1	1	X	X

Don't care conditions corresponds to those values of functions, for which function can be assumed 0 or 1

Don't care conditions are chosen as zero or one which even simplifies the function more.

POP! -

we will assume X cross (X) to be 1

0	0	0	0
1	1	X	X

$$f = A$$


(Here X = 1 (assumes))

POS!

0	0	1	0	0
---	---	---	---	---


$$f = A$$

Here also X = 1



Here take $x=0$

1 Octate = 1 literal




Pair \rightarrow Not prefer because No. of literal will increase,

Qual \rightarrow

2 Octate = 2 literals

Handwritten notes in Hindi:
 व्यक्तिगत
 लक्ष्य
 निर्देश
 अनुसार
 कार्य
 करना



Note: (Don't care may be treated independently)

2 Octates:-

2-6) Implicants, Prime Implicants and Essential Prime Implicants:-

① \star Implicants (I) :-
each min term is known as implicant
Represent Capital I.

② \star Prime Implicant (PI) :- It is a product term which is obtained by combining cells in the K-map.

Represent (PI)

③ Essential Prime Implicant (EPI) :-
essential prime implicant is the product term or prime implicant, which always exists in the minimised function

or
EPI correspond to the product term coming from a group, which covers at least one (1), which can not be covered by other group.

(4) Redundant Prime Implicant (RPI) :-

\star RPI is the product term, corresponding to ~~the~~ a group, which never comes in the most minimised expression of function.

or
RPI is the product term corresponding to group for which all ones of the groups are covered by some other group.

$f(A, B, C) = \sum m [1, 3, 6, 7]$

(a) min term = $\Sigma = 4$

No of variables in K-map.

		BC			
	A	00	01	11	10
	0	0	1	1	0
	1	0	0	1	1

AB

$f = \bar{A}C + AB$

(b) Prime - Implicant: -

जिसे A वगे (साथे)

(no means no. of groups = 3)

$PI = 3$

(c) essential $PE = 2$

(actual)

(जिसे group वगेगा)

* जो actual वाले में आ रहा है = EP
जो actual वाले में नहीं आ रहा है = RPI

(d) RPI = 1

(e) Non-EP = 0

↳ EP वगे, RPI वगे

eg minimized expression for
 $f(A, B, C) = \sum m(0, 1, 5, 6, 7)$

fn's \downarrow PD, EPD, QPD,



B/M

A \ BC	00	01	11	10
0	1	1	0	0
1	0	1	1	1

(a) $PD = 5$



(c) $EPD = 2$



Note: अगर अलग-अलग case possible हो तो जो दोनों में essential है वो जो दोनों में common है वो essential = most likely

$$f = \overline{A}\overline{B} + AC + AD$$

$$f = \overline{A}\overline{B} + \overline{B}C + AD$$

$EPD = 2$

जो essential है

(d) RPD = 0


(जो काम भी ना खाएँ।)

क्योंकी एक कमी ग कामी एक या एक

(e) Non-EPD = 2

जो EPD ना ली, जो RPD भी नहीं

Q) $f[A, B, C] = \sum m[0, 1, 2, 5, 6, 7]$



$$f = \bar{A}\bar{B} + AC + B\bar{C}$$

$$f = \bar{A}\bar{C} + \bar{B}C + AB$$

(a) $f = 6$

(b) $PD = 6$

(c) $EPD = 0$


(if that always appear)

(d) $RPD = 0$

(जो काम भी ना खाएँ)

(e) Non-EPD = 6

Q) $f(A, B, C) = \sum m(0, 1, 2, 4, 5)$



(a) $\Sigma = 5$

(b) $PI = 2$ (Group \bar{B} and $\bar{A}C$)

(c) $EPD = 2$

(d) $RPD = 0$

(e) $Non-EPD = 0$

$f = \bar{B} + \bar{A}C$

Note Short-cut to solve the Problems:-

(1) Σ :- सबसे पहले $\Sigma m(\dots)$ जितने number दीजे वही Σ होगा।

(2) PI :- K-map बनाएँ, और इसके बाद जिस maximum number से group बनाएँ और possible group बनाएँ, और जितने number of group होजे वही PI होजे।

Q1, 2 भूत 866 हो तब :-

(3) EPD: - Actual/Exact से जितने group होगे, उतने ही जो final solution में आयेगे वो EPD होगे

↳ जरूरका मतलब जो ऐसा आया सभी solution में आयेगा वही EPD होगा।

(4) RPD: - जो group काम की भी ता आये।

(5) Non-EPD: - जो काम आये, उतने काम नहीं आये।

Q2/eq:

A \ B	0	1
0	1	0
1	1	0

Find $f[A, B, C] = ?$

का Complement

Q. what is f directly पता कर लें।

Ans. expand it into full k-map having eight cells.

A \ B \ C	00	01	11	10
0	1	1	0	0
1	1	1	0	1

$f = \bar{B} + \bar{A}C$

a) f is a function of three variables A, B, C such that f is high when majority number of inputs are high. find f .

Soln

$f(A, B, C) =$

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

A	BC	00	01	11	10
0				1	
1		1	1	1	1

$f = AC + BC + AB$

b) f is high when majority number of inputs are zero, then what is f .

Soln

A	B	C	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

A	BC	00	01	11	10
0		1	1	1	
1					

$f = \overline{A}\overline{B} + \overline{B}\overline{C} + \overline{C}\overline{A}$

$$f = \overline{AD} + DC + CA \quad (\text{using demorgan's law})$$

$$= \overline{A} \overline{D} + DC + CA$$


$$= (\overline{A} + \overline{D}) \cdot (\overline{D} + C) \cdot (C + A)$$

$$= (\overline{D} + \overline{A}C) \cdot (\overline{A} + C)$$

$$= \overline{A} \overline{D} + \overline{D} C + \overline{A} C$$

Q.7

(Quad chosen)



Note

Note


$$D = 11$$

$$PD = 3$$

$$EPD = 3$$

$$RPD = 0$$

$$\text{non-EPD} = 0$$



Imp for gate
9.7.)

Duality:-

In Digital electronics we have two kinds of logic

- ① -ve logic
- ② +ve logic

② positive logic \rightarrow '1'
'0'

voltage level corresponding

$$\boxed{(\text{voltage})_{\text{for '1'}} > (\text{voltage})_{\text{for '0'}}$$

① Negative logic:

$$\boxed{(\text{voltage})_{\text{for '0'}} > (\text{voltage})_{\text{for '1'}}$$

eg. \rightarrow +ve logic

✓(a) $1 \rightarrow +5V$
 $0 \rightarrow 0V$

✓(b) $1 \rightarrow 0V$

$0 \rightarrow +5V$

Generally
 \leftarrow +ve

ex) -ve logic $\left. \begin{array}{l} 1 \rightarrow 0V \\ 0 \rightarrow +5V \end{array} \right\} \text{generally use it}$

-ve logic $\left. \begin{array}{l} 1 \rightarrow -10V \\ 0 \rightarrow -5V \end{array} \right\}$

<u>AND</u>			<u>OR</u>		
A	B	Y	A	B	Y
0	0	0	0	0	0
0	1	0	0	1	1
1	0	0	1	0	1
1	1	1	1	1	1

* Let any AND gate is designed and working in the logic.

$\left. \begin{array}{l} 1 \rightarrow +5V \\ 0 \rightarrow 0V \end{array} \right\} \text{+ve}$

$\left. \begin{array}{l} 0 \rightarrow 0V \\ 0 \rightarrow +5V \end{array} \right\} \text{-ve}$

Then truth table of AND gate is

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Truth table in terms of voltage

A	B	V
0V	0V	0V
0V	5V	0V
5V	0V	0V
5V	5V	5V

Now let the AND is working in the logic

0V → 1


5V → 0

A	B	Y
1	1	1
1	0	1
0	1	1
0	0	0

⇒ Rearrangement





A	B	V
0	0	0
0	1	1
1	0	1
1	1	1

This is truth table of OR gate //



Q1

Note:



Hence the logic AND gate works like an OR gate in the logic, similarly OR gate of the logic becomes AND gate in the logic, this property is called duality.

Duality is the change of behavior of any digital circuit when its environment is changed from the logic to the and vice versa.

Duality:

$AND \rightleftharpoons OR$

$1 \rightleftharpoons 0$

$X \rightleftharpoons X$

$\bar{X} \rightleftharpoons \bar{X}$

Q1

R// R//

NOT \iff NOT

NAND \iff NOR

EX-OR \iff EX-NOR

* Steps to write Dual of any expression

1) Convert or Change all OR into AND and all AND into OR.

2) Convert

0 \iff 1

3) keep variables as they are.

eg (i) $A + BC \rightarrow \text{Dual} \rightarrow A \cdot (B + C)$

(ii) $A + B + CD \rightarrow \text{Dual of it} = A \cdot B \cdot (C + D)$

(iii) $A \cdot 1 \rightarrow \text{Dual} \rightarrow A + 0 = A$

(iv) $X(Y + Z) = XY + XZ$ } this will be true in both true and false

Note: $f = X(Y + Z)$

\downarrow
this is function

R1

$$x(y+z) = xy + xz$$

$$x + yz = (x+y) \cdot (x+z)$$

both
is true

→ If one will be true then it's dual will also be true.

★ Self Dual expression

- If dual of any expression leads to the same expression, this kind of expression is called self dual.

eg.

$$AB + BC + CA$$

↓
dual of this is
↓

$$= (A+B) \cdot (B+C) \cdot (C+A)$$

~~$$= (B+AC)(C+A)$$~~

$$= BC + AB + AC + AC$$

$$= AB + BC + CA \rightarrow \text{self dual}$$

★ For n-variables, maximum number of self dual expression is equal to

R1 → 2^{n-1}

eg n=1
No. of self dual is A, \bar{A}

$$A \leftrightarrow \bar{A}$$


$$\bar{A} \leftrightarrow A$$

if $n = 2$

A, \bar{A}, B, \bar{B}

If we take two times dual it results in same expression

2.8 * Venn Diagram




I $\rightarrow \bar{A}$ and \bar{B}
 $\rightarrow \bar{A} \cdot \bar{B}$

II $\rightarrow A$ and \bar{B}
 $\rightarrow A \cdot \bar{B}$

III $\rightarrow A$ and B
 $\rightarrow A \cdot B$

IV $\rightarrow \bar{A}$ and B
 $\rightarrow \bar{A} \cdot B$


ex



$$A - B$$

$$= A \bar{B} - A B = A \bar{B}$$

ex




$$f = \bar{A} \bar{B} + A B + A \bar{B}$$

$$= \bar{A} \bar{B} + A B + A \bar{B}$$

$$= \bar{A} \bar{B} + B$$

$$= \bar{A} B$$

ex



$$I = A B \bar{C}$$

$$II = \bar{A} B C$$

$$III = A \bar{B} C$$

$$IV = A B C$$


$$f = I + II + III + IV$$

$$= AB + BC + CA$$

3. > Logic gates and switching circuit

30 ★ Switching Circuits:-


①



(NOT)

A	y
0	1
1	0


②



$y = A + B$


A	B	y
0	0	0
0	1	1
1	0	1
1	1	1

③




A	B	y
0	0	0
0	1	0
1	0	0
1	1	1

eg. >



$$\begin{aligned}
 N &= (A + B) \cdot (A + B) \\
 &= (A + B) (\overline{A + B}) \\
 &= X \cdot \overline{X}
 \end{aligned}$$



$$Y = D + X$$

$$= D + [A(B+C)]$$

* Statements based question-

(1) A logic circuit has three inputs A, B, C and output is f, f is logic '1' for following combination.

- (a) A and C are true
- (b) A and B are false
- (c) A, B and C are true
- (d) A, B and C are false

← अगर simply बोलिगा तो वह individual के सिद्धिगा

Ans: OP ✓

(a) $f \rightarrow A \cdot C$

(b) $f \rightarrow \bar{A} \cdot \bar{B}$

(c) $f \rightarrow A \cdot B \cdot C$

(d) $f \rightarrow \bar{A} \cdot \bar{B} \cdot \bar{C}$

Note

$\bar{A} \cdot \bar{B} \rightarrow$ A and B are true is not true

$\bar{A} \cdot \bar{B} \rightarrow$ A and B are true simultaneously is not true

$$f = AC + \bar{A}\bar{B} + ABC + \bar{A}\bar{B}\bar{C}$$

$$= AC + \bar{A}\bar{B}$$

★ 3.1 (5) Logic Gates

① NOT, AND, OR \Rightarrow Primary/fundamental gates.



② NOT, AND, OR, NAND, NOR \Rightarrow Universal gates

③ EX-OR, EX-NOR \Rightarrow For mathematical calculation (Parity generation)




④ NOT




A	y
0	1
1	0



Output is same as input.
use: Delay
(but after some time)



we store 0 here




Bistable multivibrator

(we stores 1 here) stable
कोई भी स्टेबल है

* multivibrator:

ASTABLE




MONOSTABLE



(अपने आप नीचे आ

BISTABLE




जाऊगा, अफिरक नीचे जावे


इस state stable है, यह है

दोनों दो state stable है


दोनों state stable है




Yes, It is tristable multivibrators.



3.3k interval




3.3k



Astable multivibrator



Astable multivibrator




* In n-not gates are connected in feedback loops-

(i) If n is even number, then circuit acts like bistable multivibrators

(ii) If n is odd number, then circuit acts like astable multivibrators.

When circuit is Astable multivibrator with n-Not gates having propagation delay of t_{pd} then ~~freq~~ frequency of the output



eg. ~~three~~ ^{five} not gates are connected in feedback loop having propagation delay of s sec each what is the frequency of oscillation at the output.

n=5,

hi
↓
learn

$f = \frac{1}{3t_{pd}}$

eg.

eg.

h₁
↓
10000


$$T > 2n \tau_D$$

$$= 2 \times 5 \times 5 \times 10^{-9}$$

$$f > \frac{1}{T} > \frac{1}{2 \times n \tau_D}$$

$$f > 20 \text{ MHz}$$

$f_1 = 1 \text{ MHz} = 10^6 \text{ Hz}$




sol

$$n = 3 \quad T > 2n \tau_D =$$


$$T = 2 \times 3$$

$$f > \frac{1}{T} > \frac{1}{6} \text{ GHz}$$

$$f > \frac{1}{2 \times 3 \times 1 \text{ ns}} > \frac{1}{6} \text{ GHz}$$



② AND gate -




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

- follows commutative law



$$A \cdot B = B \cdot A$$

- follows associative law


$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$



Note ① Zero is working like a disable input



One (1) works like enable input for one (1) gate.



Note!

- ① In TTL (transistor transistor logic) open/floating terminal works like high (1) input where as in ECL (emitter coupled logic) open/floating terminal works like zero (0).

② The unused input in multi input n-gate may be connected in any one of following manner

(a) It may be connected to high value (1)



It may be connected to one (1)

(b) It may be connected to one of the useful input high input

(3) If gate is TTL, unused input may be left, open, or floating.



And gates Using Diodes -




A	B	DA	DB	Y
0	0	ON	ON	0
0	1	ON	OFF	0
1	0	OFF	ON	0
1	1	OFF	OFF	1

T₁

step 1st: → (1) जिस ~~दो~~ diode पर काम करना चाहते हैं उसे हटा देंगे


00




Note
Blue ~~दो~~ diode
हटा देंगे



01




11





$$V_{out} = V_{in} = 1V$$

③ OR gate



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Disable input = 1




OR follows commutative law


$$A + B = B + A$$

follow associative law



$$A + (B + C) = (A + B) + C = A + B + C$$



The unused input of multinput OR gate can be connected in any one of following ways:-
(a) It can be connected to Zero (0)




(b)



It can be connected to one of the cases


(c) If family is ECL, unused input can be left open or floating.

OR gates using Diodes-




A	B	DA	DB	Y
0	0	OFF	OFF	0
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	1

Step 1st to take
To remove the diode



3.2

11





★ When we say xz is implicit of f , it means xz will appear during expansion of f , from minimal form to canonical form.

3.2) Universal gates:-

➤ NAND gate.


NAND = NOT + AND



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

At NAND gate, any zero at the input make the output 1.

Disable/enable:



0 → Disable

Enable:



1 → enable.

Note





(a) NAND follows commutative = but does not follow associative law.

$$(b) \quad \overline{AB} = \overline{BA} \quad (\checkmark)$$




$$\overline{A \cdot (\overline{B \cdot C})} \neq \overline{(\overline{A \cdot B}) \cdot C} \quad (X)$$

(c) In multiinput nand gate, unused input may be connected in the same manner as in and gates: AND gate.

In beginning of logic circuit's NAND is very useful because using NAND only, we can design all kind of logics. NAND is universal gate and is most widely used in sequential circuits.




* NAND gate using transistors





Using transistors

Notes:


NPN



≡





≡



A	B	Q _A	Q _B	Y
0	0	OFF	OFF	1
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	0

(5) NOR gate

NOR = NOT + OR



$(\bar{A} = A')$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Disable!

'1' → disable

enable!


'0' → enable

Note:


In NOR gate, if any of the input is high (1) Output is low (0).

(a) Commutative NOR follows commutative law but does not follow associative law.

* NOR using transistors:-



$\overline{A \oplus B} = \overline{A \oplus B} = \overline{A \oplus B}$
 $(\overline{A+B}) \cdot (\overline{A+B}) = \overline{A+B} \cdot \overline{A+B} = \overline{A+B}$
 (MIT) No. 20 x 4 = 80




A	B	QA	QB	y
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

⊙ In multinput NOR gate, Unused input may be connected in the same manner as in OR gate.

All the logic functions may be implemented using NOR, hence NOR is an Universal gate.

3.3) Special purpose gate-

(6) Ex-OR (exclusive - OR)



$$y = A \oplus B = \overline{A \odot B}$$

$$= \overline{AB + A\overline{B}} = (A+B)(\overline{A+B})$$

⊕ → Ex OR operation

A	B	y	
0	0	0	
0	1	1	$\rightarrow \bar{A}B$
1	0	1	$\rightarrow A\bar{B}$
1	1	0	

$A+B$

This is call it

as "OR"

(Plus gate)

* Disable/enable:

Not disable or enable input is available.

Note:

①



$y = A \cdot 0$

$= \bar{A} \cdot 0 + A \cdot \bar{0}$


$= 0 + A \cdot 1$

$= A$

(It works like buffer)

[Output is same like input]

②



$y = \bar{A} \cdot 1 + A \cdot \bar{1}$


$= \bar{A}$

It works like an "inverter"

Hence, if one input is made zero, then EX-OR behaves like a buffer for other input. If one input is high (1), then EX-OR behaves like an inverter for other input.

There is no disable/enable input for EX-OR.

(7) EX-NOR



$$\begin{aligned}
 Y &= \overline{A \oplus B} \\
 &= \overline{A \odot B} \\
 &= \overline{A \cdot \overline{B} + A \cdot B} \\
 &= (\overline{A + B}) \cdot (A + \overline{B})
 \end{aligned}$$


Truth-table:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


* Disable/enable

There is no disable/enable input


*



Inverter



Buffer



No. of gates = 21

Since No. of gate is odd,
Hence


$$y = \bar{x}$$

If No. of gates is even

$$y = x$$

Note:

In case of 1, works like inverter in XOR



If No. of gates = 20
y = ?

$$y = x$$


Note:

① Commercially EX-OR and EX-NOR gates are available only with two inputs.

Note:

- ① In two input EX-OR gate, when inputs are dissimilar, output is '1'
- ② In two input EX-NOR gate, when inputs are similar, output is '1'

(4)



In case of more than two inputs, treat it as separately.

(5) A B C

3-Input Ex-OR :-

A	B	C	y = A ⊕ B ⊕ C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Number of 1's of input output = 1

(पहले शक्ति)

Note:

① Ex-OR operation follows both commutative and associative law.


✓✓✓

② Ex-OR ⇒ The most generalised definition for Ex-OR operation is

Output of Ex-OR is '1' when number of 1's at the input of Ex-OR is odd.

③

(3)



(4)*

odd ones

A, B	C, D	00	01	11	10
00			1		1
01		1		1	
11			1		
10		1		1	

$$f = A + B + C + D$$

* Properties of EX-OR and EX-NOR :-

- (1) $A + A = 0$
- $A + \bar{A} = 1$
- $A \odot A = 1$
- $A \odot \bar{A} = 0$
- $A + 1 = \bar{A}$ (inverter)
- $A + 0 = A$ (buffer)
- $A \odot 1 = A$ (buffer)
- $A \odot 0 = \bar{A}$ (inverter)

(2) Relation b/w $(+)$ and (\odot)

$$A + \bar{B} = A \odot B$$

$$\bar{A} + B = A \odot B$$

अगर दूसरे, कि से
किसी काम कर रहा है

$$A \odot \bar{B} = A \oplus B$$

$$\bar{A} \odot B = A \oplus B$$

(3) $A \odot B = \overline{A \oplus B}$

Proof:

$$f = A \oplus \bar{B}$$

$$\text{Let } \bar{B} = X$$

$$f = A \oplus X$$

$$= \bar{A}X + A\bar{X}$$

$$= \bar{A}\bar{B} + A\bar{B}$$

$$= \bar{A}\bar{B} + AB$$

$$= A \odot B$$

Note-

$$A \odot B = \overline{A \oplus B}$$

$$\overline{A \odot B} = A \oplus B$$

(4)

	A	B, C		
		1		1
			1	
		1		

(a) $A \oplus B + C$

(b) $\overline{A \odot B \oplus C}$


(c) $\overline{A \oplus B \odot C}$

(d) $A \odot B \odot C$

Let all of the above

EX-OR

(EX-OR)



$$f = A \oplus B \oplus C$$

(5)

	A	B, C			
		00	01	11	10
0		1		1	0
1			1		1

EX-NOR

(Reverse of EX-OR)

f is (a) $A \oplus B \oplus C$


(b) $A \odot B \oplus C$

(c) $A \oplus B \odot C$

(d) $A \odot B \odot C$

Let all of above

NOT, AND



Handwritten notes in red ink:
 A ⊕ B ⊕ C
 A ⊙ B ⊕ C
 A ⊕ B ⊙ C
 A ⊙ B ⊙ C

$$\checkmark f = \overline{A \oplus B \oplus C}$$

Let

$$B \oplus C = X$$

$$f = \overline{A \oplus X}$$

$$= A \odot X$$

$$= A \odot B \oplus C$$

$$\checkmark f = A \odot (B \oplus C)$$

$$= A \odot [B \odot \overline{C}]$$

$$= A \odot B \odot C$$

Let

$$A \odot B = X$$

$$f = X \odot \overline{C}$$

$$= X \oplus C$$

$$= \overline{X \odot C}$$

$$= \overline{A \odot B \odot C}$$

Note


(a)

1 time \odot (odd no. of times)



(b)

2 times \odot



Note

$$A \oplus B \oplus C = A \odot B \odot C$$

$$A \oplus B \oplus C \oplus D = \overline{A \odot B \odot C \odot D}$$

(6) When Ex-NOR operation occurs between variables,

(a) odd number of Ex-nor results in one-time ex-nor.

(b) Even number of Ex-nor is same as Ex-or operation.

(7)

A ⊕ B ⊕ C ⊕ D

1(0)	0	1(0)	0
	1		1
1		1	
	1		1

49) $A ⊕ B ⊕ C ⊕ D$

48) $A ⊕ B ⊕ C ⊕ D$

47) $A ⊕ B ⊕ C ⊕ D$

46) $A ⊕ B ⊕ C ⊕ D$

(8)

$$\overline{A ⊕ B ⊕ C ⊕ D} = A ⊕ B ⊕ C ⊕ D$$

$$= A ⊕ B ⊕ C ⊕ D$$

$$= A ⊕ B ⊕ C ⊕ D$$

$$= A ⊕ B ⊕ C ⊕ D$$

$$= A ⊕ B ⊕ C ⊕ D$$

$$= A ⊕ B ⊕ C ⊕ D$$



$$=$$

3.4) Relization of logic gates using Universal gates:-

★ NAND as an Universal gate:

(1) NOT:


$$y = \bar{A} = \overline{A \cdot A}$$



Hence, '1' NAND is required.

(2) AND


$$y = A \cdot B = \overline{\overline{A \cdot B}}$$



Hence, '2' NAND is required.

(3) OR

$$y = A + B = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$$



Hence, '3' NAND is required.

(4) Ex-OR

$$y = A\bar{B} + \bar{A}B = \overline{\overline{A\bar{B} + \bar{A}B}} = \overline{\overline{A\bar{B}} \cdot \overline{\bar{A}B}} = \overline{\overline{A} \cdot B \cdot A \cdot \bar{B}} = \overline{\overline{A} \cdot B \cdot A \cdot \bar{B}}$$

$$\therefore \overline{A \cdot B} = \overline{A \cdot B \cdot A \cdot B}$$

$$\downarrow$$

$$(\overline{A+B}) \cdot B$$

$$= \overline{A \cdot B} + 0$$

$$= \overline{A \cdot B} + 0$$


$$= \overline{A \cdot B} + 0$$

$$= \overline{A \cdot B} + 0$$

$$= \overline{A \cdot B} + 0$$

$$\overline{A \cdot B} = \overline{A \cdot B} \cdot A$$

Hence, 4 NAND gate is required.



$$y = \overline{A \cdot B} \cdot A \cdot \overline{A \cdot B} \cdot B$$


$$= \overline{A \cdot B} \cdot A \cdot B$$

$$= \overline{A \cdot B} + \overline{A \cdot B}$$

$$= A \oplus B$$

(5) EX-NOR



minimum number of NAND gates required is 5



★ NOR as Universal gate

(1) NOT


$$y = \bar{A} = \overline{A + A}$$



Hence 1 NOR is required.


(2) AND

$$y = A \cdot B = \overline{\overline{A \cdot B}} = \overline{\overline{A + B}}$$




Hence 3 NOR is required

(3) OR



Hence 2 NOR is required


(4) Ex-OR



$$y = \bar{A}B + A\bar{B} = (A+B)(\bar{A}+\bar{B})$$

$$= (A+B) \cdot (\bar{A}+\bar{B})$$


$$= \bar{A} + \bar{B} + (A+B)$$



$$A + \bar{A} + \bar{B} = \bar{A} \cdot (A+B) = \bar{A} \cdot \bar{B}$$

NOR


A+B



5 NOR gates are required.

(5) Ex-NOR

minimum 4 NOR gates are required.



	NAND	NOR
NOT	1	3
AND	2	2
OR	3	5
EX-OR	4	4
EX-NOR	5	4
NAND	1	1
NOR	4	1

Q) How many NAND gates (two input) are required to realise $f = x\bar{y}z$

- (a) 3 (b) 4 (c) 5 (d) 7

Ans. NAND = \cdot

$x\bar{y}z = x\bar{y}z = xz \cdot \bar{y}$ (we not have whole bar)


$\equiv xz \cdot \bar{y} = \overline{\overline{xz \cdot \bar{y}}}$

$\equiv \overline{\overline{xz} \cdot \overline{\bar{y}}}$ (5 NAND gates are required)

Note: *Shut dik NAND gate NOR gate koi*

During calculation of minimum number of gates, we change the final formate to the one, which is realisable by available gate.


eg. to realise using NAND, final expression should be \cdot and for NOR $+$





So, minimum 5 NAND is required

Q) $f = AB + CD$, what is minimum no. of NAND required to realise the function.

Ans




$\sqrt{1}$
 Bubbles OR = NAND gate




Short-Inst


(a) Any two level **AND-OR** logic can be best implemented using two level **NAND-NAND** logic



(b)




$$\overline{\overline{A} + \overline{B}} = \overline{\overline{A \cdot B}}$$




~~Not~~ ~~AND~~ is equal to NOR gate

(c) (i)




quality (ii)




A+B

$$\overline{\overline{A} \cdot \overline{B}} = A + B$$

Equality
(iii)



(iv)



Bubbled OR

NAND


(v)



bubbled AND

NOR

(vi)



(vii)




$$A \oplus B = \overline{A \odot B}$$

Note:


(d) Any two level OR-AND can be best realised using two level NOR-NOR function

$$(A+B)(C+D)$$



Q) If $A \oplus B = C$
then $B \oplus C = ?$

Ans:



Since

$$A \oplus B = C$$

$$A \oplus \underbrace{B \oplus B}_0 = C \oplus B$$

$$A \oplus 0$$

$$A = B \oplus C$$

$$B \oplus C = A$$

Q) $x \oplus y \oplus xy$

(a) $x \oplus y$

(b) xy

(c) $x + y$

(d) $x \odot y$

Ans:

x	y	xy	f
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


odd ones

$$\begin{aligned} \Rightarrow x \oplus y \oplus xy &= x \oplus xy \oplus y = (x \oplus xy) \oplus y \\ &= x \oplus xy \oplus y \\ &= \overline{x}y \oplus y \oplus x\overline{y} \oplus y \\ &= \overline{x}y + y + x\overline{y} + y \end{aligned}$$

apply absorption

$$C = \overline{x}y + y + x\overline{y} + y = x + y$$

Gate level (time-delay based questions):-



In this type of question, always consider the time delay and accordingly see the effect change.

Q) What is the minimum number of two input NAND gate required to realise function

$$y(A, B, C) = \pi(0, 5, 6, 7)$$

Ans

NAND = $\overline{A \cdot B}$

SOP is better for realise "NAND"

vi Note

NAND does not follow associative law

$$y(A, B, C) = \pi(0, 5, 6, 7)$$


$$= \sum(1, 2, 3, 4)$$

$$= \overline{A} \overline{B} C + \overline{A} B \overline{C} + \overline{A} B C + A \overline{B} \overline{C}$$

A \ BC	00	01	11	10
0	0	1	1	1
1	1	0	0	0

$$= A \overline{B} \overline{C} + \overline{A} C + \overline{A} B$$

$\overline{A} B C$




IF NAND of two inputs is required

~~Dimension of table~~

NOTE To realise functions, using NAND gate, dot (·) can not be realised directly

Hence

for any such realisation, two times complements are necessary.



Using DeMorgan's Law! (14)

3.5) Gray Code

(1) Gray code is a unit distance code, which is also called cyclic code.


(2) Unit distance code has a property, that for successive number's representation, only one bit differs.

for eg.

3 in gray code is 010
2 in gray code is 011

→ only 1 bit differs

(3) Gray code is used in
(a) k-map
(b) shaft-angle encoding.



hand shaft of robot movement
- requires Precision + Speed

6 → 0110
7 → 0111
8 → 1000


X (all 4-bit change directly)

(4)

Binary code	Gray code
0 → 000	0 0 0
1 → 001	0 0 1
2 → 010	0 1 1
3 → 011	0 1 0
4 → 100	1 1 0
5 → 101	1 1 1
6 → 110	1 0 1
7 → 111	1 0 0

आज हमें Gray code की conversion के सिद्ध, Ex-OR का concept apply करना है।





* $n = 4$ bit


$$G_3 = b_3$$

$$G_2 = b_2 \oplus b_3$$

$$G_1 = b_1 \oplus b_2$$

$$G_0 = b_0 \oplus b_1$$

b_3, b_2, b_1, b_0



Binary \longrightarrow Grey

(Binary to grey converter)

* Grey to Binary code:-

$$b_3 = g_3$$

$$b_2 = b_3 \oplus g_2$$

$$b_1 = b_2 \oplus g_1$$



$$b_0 = b_1 \oplus g_0$$

~~b_3, b_2, b_1, b_0~~

$$G_3, G_2, G_1, G_0 = b_3, b_2, b_1, b_0$$

येस तारा
 कि ओस पास
 कि ओस पास
 90-23, 23
 प्लास जारुद ता
 11/2 7/15

(msb will be copied)





Note:

Grey code is used in shaft-angle measurement and transmission.

because

Probability of error is reduced.





4.1 Combinational Circuits:-

4.0) Diff b/w Combinational and sequential circuits

Digital circuit

Combinational	sequential
(i) No memory	(i) memory ✓
(ii) No feedback	(ii) No feedback
(iii) Present o/p depends on present input	(iii) Present output depends on past output and Present input.
(iv) stable	(iv) less stable

4.1) Design procedure for combination circuit

* Design procedure:-

specification → No variables → assign symbol to each variable → truth table → SOP/POS → Implementation

4.2) Arithmetic Circuits:-

* Combinational circuits may be arithmetical and non arithmetical

• Arithmetic → Half adder (HA) / Full Adder (FA)
 H (HS) (FS)
 comparator

• Non arithmetic → mux / Demux
 Encoder / decoder

•

~~Arithmetic Circuits~~

★ Arithmetical Circuits:-

(3.2)

(1) HA (Half Adder):-

Steps to design any combinational ckt:-


- (1) Identify inputs and outputs.
- (2) Draw the truth table
- (3) write logical expression.
- (4) minimize expression
- (5) draw the ckt.

A + B :-

A	0	0	1	1
B	0	1	0	1
S	0	1	1	0

1 0
 ↓ ↘
 carry sum

(i) Half adder adds two numbers, which are one bit numbers.



i/p's → A and B
o/p's → S and C

(ii) Truth table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(iii) logical expressions

Sum =

$$S = \sum m(1, 2) \quad \text{min-term}$$

$$S = \pi(0, 3) \quad \text{max-term}$$

$$S = A\bar{B} + \bar{A}B$$

$$S = A \oplus B$$

$$S = A \oplus B$$

Carry


0	0	0
0	1	0
1	0	0
1	1	1

$$C = A \cdot B$$

$$= \sum m \{3\}$$

$$= \pi \{0, 1, 2\}$$


(V)





HA = 1 Ex-OR + 1 AND gate

Objective Questions from H.A

- (1) Exp for sum, $S = A \oplus B$
- (2) Exp. for carry, $C = A \cdot B$
- (3) Using NAND $A \cdot \overline{A \cdot B}$ No. of NAND required = 5



(4) NO. of NOR required = 5



(5) NO. of mux required =

(6) NO. of decoder required =

② HS (Half substitutes) -


Steps:

(1) Identify I/O and O/P

(i)

			10		
A	0	0	1	1	
B	0	1	0	1	(1)
D	0	1	1	0	(2)
	0	1	0	0	(3)

Borrow



(ii) Truth table:-

A	B	C	D
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


(iii) Expression

$$D = A \oplus B$$

$$C (\text{borrow}) = \bar{A} B$$

(iv) ~~circuits~~ already minimised

(v) circuit




Objectives:


(1) Expression for difference (D): $D = A \oplus B$

(2) Exp. for borrow: $C = \bar{A} \cdot B$

(3) No. of NAND required = 5




(4) No. of NOR required = 5




(5)

(6)

(3) Full Adder (FA)



(i) full adder adds those numbers A, B, C, results in S, Cy



(ii) Truth table

A	B	C	S	Cy
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(iii) write the expression for sum and carry

$$\begin{aligned}
 S &= \sum m \{ 1, 2, 4, 7 \} && \text{min-term} \\
 &= \prod M \{ 0, 3, 5, 6 \} && \text{max-term} \\
 &= A \oplus B \oplus C \\
 &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC
 \end{aligned}$$

$$C_y = \sum \{ 2, 5, 6, 7 \}$$

$$= \pi \{ 0, 1, 2, 4 \}$$

$$= \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + ABC$$

(iv) To minimise

(sum) S:

	1		1
1		1	

$$S = A \oplus B \oplus C$$


(carry) C:

0	0	1	0
0	1	1	1


self dual in 2)

$$C_y = AB + BC + CA$$

(v) Draw the circuits!



* Full adder using half adder:-



$$C_y = \sum (3, 5, 6, 7)$$

$$= \bar{A}BC + A\bar{B}C + ABC + A\bar{B}\bar{C}$$




$$C_y = (A\bar{B} + A\bar{B}) \cdot C + A\bar{B}$$

↳ Alternate expression for carry

$$1 \text{ FA} = 2 \text{ HA} + 1 \text{ OR gate}$$


Objective:

- (1) Exp. for sum, $S = A \oplus B \oplus C$
- (2) Exp. for carry, $C_y = AB + BC + CA = (A \oplus B) \cdot C + AB$
- (3) No. of half adder and OR gate required = 2 HA + 1 OR gate
- (4) No. of NAND required = 9



No. of NAND required = 09

(5) No. of NOR required = 09



$$\Sigma(3, 5, 6, 7) = \overline{A}BC + A\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C$$

$$C_y = (A \oplus B) \cdot \bar{C} + \bar{A} \cdot \bar{B}$$

$$= (\bar{A}B + A\bar{B}) \cdot \bar{C} + \bar{A}\bar{B}$$

$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$= \Sigma (2, 4, 0, 1)$$


$$= \Sigma \{3, 5, 6, 7\}$$

vvi
46)

~~2nd pd~~ ~~time delay.~~

In full adder, if propagation delay of one gate is t_{pd} , then

to provide some or carry as output minimum 2 t_{pd}






(7) ~~Full adder~~ One full adder may add three numbers, but to add group of bits multiple full adders are required.

If only one full adder is used to add group of bits, the process of addition becomes very slow.

(8) Adding Group of bits:


(a) Serial adder (one full adder is required)



Serial addition is cheapest, but slowest.

Ripple Carry
adder Imp.

(b) Parallel Adder (Ripple Carry adder)



Hence, in parallel addition of 4 bits, we need (i) 3 FA + 1 HA

(ii) 4 FA

(iii) 7 HA + 3 OR

General formula:-

Hence, for n-bit addition

$$(n-1) \text{ FA} + 1 \text{ HA}$$

or
'n' FA


(2n-1) HA and (n-1) OR gate.

Note:

$$7(2 \text{ HA} + 1 \text{ OR}) + 1 \text{ HA} = 7 \text{ HA} + 3 \text{ OR gate}$$

Q. In a four bit ripple carry adder, Four full adder's are required. Each full adder produces 40 nsec for sum and 20 nsec delay for carry. What is maximum rate of addition.

Ans



100 ns is the minimum time required for one addition

So,

$$1 \text{ Addition} = 100 \text{ ns}$$

$$\therefore \text{Rate of addition} = \frac{1}{100 \times 10^{-9}} = 10^7 \text{ addition/sec.}$$

Parallel adder also produces delay because carry process serially

to overcome this problem,

"look-ahead carry adder is used"

(iii) look-ahead carry adder.

look ahead carry adder is the fastest adder

$$C_1 = (A_0 \oplus B_0) \cdot C_0 + A_0 B_0$$

let

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$

note

$$C_1 = P_0 C_0 + G_0$$

$$C_2 = P_1 C_1 + G_1$$

$$C_2 = P_1 (P_0 C_0 + G_0) + G_1$$

$$C_2 = P_1 P_0 C_0 + P_1 G_0 + G_1$$

$$C_3 = P_2 C_2 + G_2$$

$$= P_2 (P_1 P_0 C_0 + P_1 G_0 + G_1) + G_2$$

$$C_3 = P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$

$$P_0 = A_0 \oplus B_0$$


$$G_0 = A_0 B_0$$

$$S_0 = P_0 \oplus C_0$$

$$P_1 = A_1 \oplus B_1$$

$$G_1 = A_1 B_1$$

$$S_1 = P_1 \oplus C_1$$



In look ahead carry adder carry is generated by two level, AND-OR gate circuit

In look ahead carry adder, if all logic gates have same propagation delay, then to provide carry 3rd delay is produced & to provide sum, total 4th delay is produced.

No. of AND gates required in look ahead carry network of look ahead carry adder equal

$$\rightarrow \frac{n(n+1)}{2}$$

where 'n' is number of bits.



Handwritten notes in red ink:
 In look ahead carry adder, if all logic gates have same propagation delay, then to provide carry 3rd delay is produced & to provide sum, total 4th delay is produced.
 No. of AND gates required in look ahead carry network of look ahead carry adder equal $\frac{n(n+1)}{2}$ where 'n' is number of bits.

- * When n is number of bit's.
- * No. of OR gates used in look ahead carry network is n
- (iii) look ahead carry after generate carry to be used in higher bit's directly. so Propagation delay of full adder is not cascaded, that's why look ahead carry adder is the fastest adder.

Full Subtractor:

$$D = A - B - c$$

(i)



(ii) Full Subtractor:-

truth-table:

A	B	c	D	Cy
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Subtraction के case में पहली वाली दो के साथ Subtraction perform करते हैं, फिर last कब के साथ अर्थात् वाली के साथ Subtraction perform करते हैं।

186


(iii) $D = \sum \{1, 2, 4, 7\}$
 $= \pi \{0, 3, 5, 6\}$
 $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$

$D = A \oplus B \oplus C$


C_y (Borrow) $= \sum \{1, 2, 3, 7\}$
 $= \pi \{0, 4, 5, 6\}$
 $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C$

(iv) minimized expression

$D = A \oplus B \oplus C$




$C_y = \bar{A}B + BC + \bar{A}C$



* Full Subtractor Using half subtractor

H.S $\left\{ \begin{aligned} D &= A \oplus B \\ C_y &= \bar{A}B \end{aligned} \right.$



$$C_y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$= (\bar{A}\bar{B} + \bar{A}B + \bar{A}C + AC)$$

$$= (\bar{A}(\bar{B} + B) + C(\bar{A} + A))$$

$$= \bar{A} + C$$

1 FS = 2 HS + 1 OR gate

Objective of FS

- (1) Exp for diff, $D = A \oplus B \oplus C$
- (2) Exp for borrow, $C_y = \bar{A}B + BC + \bar{A}C$
 $= (\bar{A}B + \bar{A}C) + BC$
- (3) No. of HS and OR gate = 2 HS + 1 OR gate.
- (4) min no. of NAND required = 9
- (5) min No. of NOR required = 9
- (6)
- (7)

Full subtractor using NAND gate -




Full subtractor using NOR gate!

Replace NAND with NOR, it will work.

* Comparator :- (comparison b/w objects)

There should be two input, so that comparison will be possible

(i) Identify input's and output's



(ii) For one bit comparator,
truth table

A	B	X	Y	Z
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

(iii) Expression:-


$$X = A \odot B$$

$$Y = A \bar{B}$$

$$Z = \bar{A} B$$


(iv) Already minimized.

(v) circuit



comparator (one bit comparator)

* 2 bit Comparator



$$X = 1 \text{ when } A = B$$

$$= 1 \text{ when } A_1 = B_1 \text{ and } A_0 = B_0$$


$$X = (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

99 ✓
99 ✓

$y = 1$ when $A > B$

$y = 1$ when $A_1 > B_1$ or $(A_1 = B_1)$
and $(A_0 > B_0)$

$$y = A_1 \bar{B}_1 + (A_1 \odot B_1) \cdot A_0 \bar{B}_0$$




$Z = 1$ when $A < B$

$Z = 1$ when $A_1 < B_1$ or $(A_1 = B_1)$ and $(A_0 < B_0)$

$$Z = \bar{A}_1 B_1 + (A_1 \odot B_1) \cdot \bar{A}_0 B_0$$

* 3-bit Comparator:-



$X = 1$ when $A = B$

$X = 1$ when

$$X = (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$Y = A_2 \bar{B}_2 + (A_2 \odot B_2) (A_1 \bar{B}_1) + (A_2 \odot B_2) (A_1 \odot B_1) \cdot A_0 \bar{B}_0$$



$$Z = \bar{A}_2 B_2 + (A_2 \odot B_2) (\bar{A}_1 B_1) + (A_2 \odot B_2) (A_1 \odot B_1) \cdot \bar{A}_0 B_0$$

4.3 Non-arithmetic circuit


★

Multiplexer:- (is a Universal logic circuit)


- (i) MUX is an many to one circuit.
- (ii) It has multiple input and one output.
- (iii) minimum size of MUX is 2×1 input output,



(iv)




$$m = 2^n$$



(v)
truth table

(V)
truth table

2x1 mux



truth-table

S	Y
0	D ₀
1	D ₁

Actual truth table with only 1 & 0.


S	D ₀	D ₁	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(VI)
expression

$$y = \bar{S} \bar{D}_1 D_0 + \bar{S} D_1 \bar{D}_0 + S \bar{D}_1 \bar{D}_0 + S D_1 D_0$$

$$y = \bar{S} D_0 + S D_1$$

(VII)
circuit




* 4x1 mux



S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

$$y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

* circuit :-



* 8x1 mux

$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$

Note:


Any logic circuit involves AND-OR logic. Any logic circuit can be derived using multiplexers. Therefore, mux is called Universal logic circuit.

* Model of Question


(i) Derivation of higher order mux using lower order mux.

(a) 4x1 using 2x1

Separation of the problem \Rightarrow Best way of solving any problem
 (Problem are not partial at all)



\Rightarrow Hence, three 2x1 mux are required




$$\frac{4}{2} = \frac{2}{2} = 1$$

पहला वाला एडि का आनी का डुप वाला लेना
 last का (+1) वाला नी लेना है।

* 16x1 using 2x1

we need four select lines

$16 = 2^4 \rightarrow$ select line.



$\Rightarrow \frac{16}{2} + \frac{8}{2} + \frac{4}{2} + \frac{2}{2} + 1$
 $= 8 + 4 + 2 + 1$
 $= 15 \leftarrow$ short check method

total 15 mux required
 $(16-1)$


* To construct $m \times 1$ using 2×1 , we require $(m-1)$, 2×1 muxes.

But,

m should be integer power of 2.

* 16x1 using 4x1

$\frac{16}{4} = 4$, $\frac{4}{4} = 1$
 1 supply



eg
 256×1 using 16×1
 larger number $\left\lfloor \frac{256}{16} \right\rfloor + \frac{16}{16}$ remainder \rightarrow one (1) आने पे रुक जायेंगे।।


$16 + 1 = 17$ chip's are required.

Q How many chip's are required to construct 16×1 from 8×1

A $\frac{16^2}{8} + \frac{8}{8}$ (रुकना वहा है जहा पे 1 खंसा 1 खेकस की)

$2 + \frac{1}{4} = 2.5$
 we require only $\frac{1}{4}$ of the third chip's.

16 = 2^4 → four select lines.



0101 → 5
1101 → 12

→ so total 3 chips are reqd

Q) How many chips are required using 8x1

$$A \quad \frac{128}{8} + \frac{16}{8} + \frac{2}{8}$$

$$16 + 2 + \frac{1}{4}$$

18 + 1 = 19 chips

model = 02

★ Mux as a Universal circuit:-

(a) Using 2x1 mux

(1) NOT :-

$$y = \bar{s}D_0 + sD_1$$


we need

$$y = \bar{A}$$

$$y = \bar{A} \cdot 1 + A \cdot 0$$

Now, compare,

$S = A, D_0 = 1, D_1 = 0$



$$y = \bar{A}$$

$$= \bar{S} D_0 + S D_1$$

$$= \bar{A} \cdot 1 + A \cdot 0$$

$$= \bar{A}$$

Hence One (1), 2x1 mux is required.

(b) AND:-

we need

$$y = A \cdot B$$


$$= \bar{A} \cdot 0 + A \cdot B$$

we have

$$y = \bar{S} D_0 + S D_1$$

or

$S = A, D_0 = 0, D_1 = B$



Hence One 2x1 mux is required.

(c)

OR:

we need

$$y = A + B$$

we have

~~$$y = \bar{A} \bar{B} + A \bar{B} + \bar{A} B + A B$$~~


$$= \bar{A} B + A$$

$$y = \bar{S} D_0 + S D_1$$

(Compare)

$$= \bar{A} B + A \cdot 1$$

$S = A, D_0 = B, D_1 = 1$



Only one 2x1 mux is required.

(d) NAND :-

we need

we have

$$y = \overline{A \cdot B}$$

$$y = \sum P_0 + \sum P_1$$

$$= \overline{A} + \overline{B}$$

$$= \overline{A} \cdot 1 + A \cdot \overline{B}$$

$$S = A, D_0 = 1, D_1 = \overline{B}$$



Hence two 2x1 mux are required.


(e) NOR :-

$$y = \sum P_0 + \sum P_1$$

$$y = \overline{A + B} = \overline{A} \cdot \overline{B}$$

$$= \overline{A} \cdot \overline{B} + 0 = \overline{A} \cdot \overline{B} + A \cdot 0$$

$$S = A, D_0 = \overline{B}, D_1 = 0$$




Hence, two 2×1 mux are required.

(5) Ex-OR

$$y = \bar{A}B + A\bar{B}$$

$$y = \bar{A}B + A\bar{B}$$

$$S = A, P_0 = B, P_1 = \bar{B}$$




two 2×1 mux are required.

(6) Ex-NOR

$$y = \bar{A}\bar{B} + AB$$

$$S = A, P_0 = \bar{B}, P_1 = B$$



two 2×1 mux are required.

Q) How many 2×1 mux are required to construct half adder.


Solⁿ H.A $\xrightarrow{2 \times 1}$ 1 EX-OR + 1 AND
 \Downarrow \Downarrow
 2 1 = 3 2×1 mux

So, three 2×1 mux is required.

Note: half subtractor = three 2×1 mux is required.


★ Using 4×1 mux :-

(1) NOT :




One 4×1 mux is required.

(2) AND :-




(III) OR



only one


(IV) NAND




(V) NOR



(VI) EX-OR




(VII) EX-NOR



$H.A = 2$
 $H.S = 2$

* Full adder using 4 2×1 :-



$S = \sum \{ 1, 2, 4, 7 \}$

$C = \sum \{ 3, 5, 6, 7 \}$

Note:


- (i) To construct half adder and half subtractor only two 4×1 mux is required
 - (ii) If full adder is made via half adder, then four 4×1 mux is and one 4×1 mux for ~~one~~ ^{so} one gate is required
- so five 4×1 mux is required for full adder.

* To construct full adder, more than one chip of 4×1 is required.

Ques:

* model no. 3

Determine the logical expression at the output of mux-



what is minimised logical expression for y.

$$y = \bar{S}_1 \bar{S}_0 \bar{D}_0 + \bar{S}_1 S_0 \bar{D}_1 + S_1 \bar{S}_0 \bar{D}_2 + S_1 S_0 \bar{D}_3$$

$$= \bar{A} \bar{B} C + \bar{A} B \cdot 1 + A \bar{B} \cdot 0 + A B \bar{C}$$

$$= \bar{A} \bar{B} C + \bar{A} B + A B \bar{C}$$

$$= \bar{A} (\bar{B} C + B) + A B \bar{C}$$

$$= \bar{A} C + \bar{A} B + A B \bar{C}$$


$$= \bar{A} C + B(\bar{A} + A \bar{C})$$

$$= \bar{A} C + \bar{A} B + B \bar{C}$$

Imp V.V!
 (Using Conses theorem)

$$y = \bar{A} C + B \bar{C}$$

*x




~~$$y = \bar{S}_1 \bar{S}_0 \bar{D}_0 + \bar{S}_1 S_0 \bar{D}_1 + S_1 \bar{S}_0 \bar{D}_2 + S_1 S_0 \bar{D}_3$$~~

$$y = \bar{A} \bar{B} C + \bar{A} B C + A \bar{B} \bar{C} + A B C$$

$$= \bar{A} C + A C$$

$$= A \oplus C$$

*y



$$y = \bar{A} \bar{B} \cdot 1 + \bar{A} B \cdot \bar{C} \bar{D} + 0$$

$$= \bar{A} \bar{B} + \bar{A} B (\bar{C} + \bar{D})$$

$$= \bar{A} \bar{B} + \bar{A} B \bar{C} + \bar{A} B \bar{D}$$

$$= \bar{A} \bar{B} + \bar{A} \bar{C} + \bar{A} B \bar{D}$$

$$= \bar{A} \bar{B} + \bar{A} \bar{C} + \bar{A} \bar{D}$$

model 04: Implementation of given logical expressions

Implement function

$$f(A, B, C) = \sum m(0, 3, 5, 6, 7)$$

using

4x1 mux

Assume one NOT gate is available.

Ans Let A, B are in select lines



Implementation table :-

AB	00	01	10	11
	D_0	D_1	D_2	D_3
\bar{C}	0	2	4	6
C	1	3	5	7
	\bar{C}	C	C	1

$$(\bar{C} + C) = 1$$

Note:

0, 3, 5, 6, 7

$$\bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$


Implement $f(A, B, C) = \sum m \{1, 2, 3, 6, 7\}$

- Using
- (i) A, B as select line
 - (ii) A, C as select line
 - (iii) B, C as select line

Implementation table:-

(a)

	AB	Σ_0	Σ_1	Σ_2	Σ_3
\bar{C}	00	0	2	4	6
C	01	1	3	5	7
		C	1	0	1




$$f = A\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$$

(b) $f = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C}$


AC:

	AC	Σ_0	Σ_1	Σ_2	Σ_3
\bar{B}	00	0	1	4	5
B	01	2	3	6	7
		B	1	0	1



(c) BC:

	BC	Σ_0	Σ_1	Σ_2	Σ_3
\bar{A}	00	1	2	3	7
A	01	4	5	6	7
		A	1	1	1



(two chips)

Note:

(i) using 2×1 $\left\{ \begin{array}{l} \text{all } 1 \text{ var} \\ \text{some of } 2 \text{ variable} \end{array} \right.$

(ii) using 4×1 $\left\{ \begin{array}{l} \text{all } 2 \text{ variable} \\ \text{some of } 3 \text{ variable} \end{array} \right.$

(iii) using 4×1 mux + NOT $\left\{ \begin{array}{l} \text{all } 3 \text{ variable} \\ \text{some of } 4 \text{ variable} \end{array} \right.$

(iv) using 8×1 mux $\left\{ \begin{array}{l} \text{all } 3 \text{ variable} \\ \text{some of } 4 \text{ variable} \end{array} \right.$

(v) using 8×1 mux + NOT $\left\{ \begin{array}{l} \text{all } 4 \text{ variable} \\ \text{some of } 5 \text{ variable} \end{array} \right.$

(vi) Since inside of a multiplexer, ~~one~~ ^{two} level AND-OR exists.

Hence



NAND is most efficient to realise mux.

(vii) For mux, SOP expression only can be realised directly.

(viii) To realise any POS using mux, first convert POS into SOP and then realise.

Demultiplexer :


- one to many circuit
- single I/P and multiple O/P




Mux
(many to one)



Demux
(one to many)

- mux is a universal circuit, but not demux
- Demultiplexer is a combinational circuit, which has one input and many output depending on select or control line. Input is transferred to one of the output line.




Symbol:





* 1x2 Demux




s	y ₀	y ₁
0	1	0
1	0	1

expanded truth table


$$y_0 = \bar{s} \cdot 1$$

$$y_1 = s \cdot 1$$

s	1	y ₀	y ₁
0	0	0	0
0	1	1	0
1	0	0	0
1	1	0	1



* 1x4 demux




$$y_0 = \bar{s}_1 \bar{s}_0 \cdot 1$$


$$y_1 = \bar{s}_1 s_0 \cdot 1$$

$$y_2 = s_1 \bar{s}_0 \cdot 1$$

$$y_3 = s_1 s_0 \cdot 1$$



* 1x4 using 1x2
 $\frac{4}{2} + \frac{2}{2} = 2 + 1 = 3$



(from right most to left)

* 1x16 using 1x28

$$= \frac{128}{16} + \frac{8}{16}$$

$$= 8 + \frac{1}{2}$$

$$= 9 \text{ chips}$$

GradeSetter


Decoder

1) Decoder is a combinational circuit, that converts binary into Hexa others.


2) It is a multiinput, multioutput circuit.

- eg. →
- 3x8 (Binary to Octal Converter)
 - 4x10 (BCD to Decimal)
 - 4x16 (Binary to Hexa)

iii) - Smallest size of decoder is 2x4 convert 2-bit binary to decimal




★ 3x8 Decoder :-



Note: Decoder and demux have same internal circuitry

into \Rightarrow How many 2×4 decoders are required, if we have OR gates


for half adder (HA) : $S = \sum \{1, 2\}$
 $Cy = \sum \{3\}$



1 HA = One 2×4 decoder + 1 OR gate.

For half subtractor:-


HA S



1 HS = One 2×4 decoder + one OR gate


\Rightarrow If OR gates are available, construct full adder using 3×8 decoder.

FA using 3×8
 $S = \sum \{1, 2, 4, 7\}$
 $C = \sum \{3, 5, 6, 7\}$




★ Implementation of Higher order decoders using lower order decoders

= 4x16 using 2x4



★ 3x8 using 2x4




How many 3×8 decoders are required to construct a 4×16 decoder if one not gate is available.

$\frac{16}{8} + \frac{2}{8}$
 $2 + \frac{1}{4} = 3$

maximum
maximum

$\frac{1}{4}$ ab 8
2




So, we require only two chips.

Encoder :-

- Encoder is a combinational circuit which has many inputs and many outputs.
 - It is used to convert other codes into binary such as - octal to binary, decimal to BCD, Hexa to binary etc.
- multiple input and multiple output circuits.

- (4) minimum size = 4×2 encoder
 (5) In decoder one output is high at a time, while in encoder only one input is high at a time.




Truth table:-

D_3	D_2	D_1	D_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(6) 8×3 encoder's




D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	y_2	y_1	y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0			



Problem arises:-
 main problem with encoder is that,
 encoder fails in case of multiple high inputs
 to overcome this problem, Priority encoder is used.




Priority encoder



D ₃	D ₂	D ₁	D ₀	y ₁	y ₀
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

Priority encoder is used in flash type Analog to digital converter. (a/d)

1 FA = 9 8x1 mux, How many 8x1 mux are needed to construct one full adder



How many 4x1 mux are required

Full adder :-

No. of 4x1 mux required if not gate is available is equal to 2 for full adder.

4.4.) Hazards!

Hazards is a phenomenon that may cause the digital circuit to malfunction.

cause of hazards -> combination circuit => temporary false output value
 -> sequential circuit => transition to a wrong stable state

Type of hazards:-



- 1) static hazards
 - > static-1 hazard
 - > static-0 hazard
- 2) dynamic hazards
- 3) essential hazards

- 1
- 2
- 3
- 4


5.)

Sequential Circuits

latches and flip-flop



* NAND latch: -




* NOR latch: -



- ① latches are basic memory elements, which can store one bit at a time.
- ② latches may be constructed using NAND or NOR.
- ③ Output is Q and \bar{Q} is complement of the output
- ④ In NAND latch and NOR latch position of Q and \bar{Q} are different

NAND Latch: (0 पर एगाना 1)

Any '0' at the ~~zero~~ input make output '1'



S	R	Q _{n+1} Q
0	0	Indeterminate or Invalid
0	1	1
1	0	0
1	1	Q _n = (Previous value)


Q	Next Q
0	0
1	0
1	1
0	1

Q	Next Q
0	0
1	1
1	1
0	0

अगर ज़रूरत '0' नहीं apply की तो feedback से zero को preference करना है।

It is better

NOR Latch: (1 पर एगाना 0)



S	R	Q
0	0	Q _n (Previous state)
0	1	0
1	0	1
1	1	Invalid

0	0 → 1
0	1 → 1
1	1 → 0
1	0 → 0
1	1 → 0
0	1 → 1
0	0 → 1

Invalid

NOR is better in terms of truth table

clock pulses are converted into flip-flops by applying clock pulses.

clock is a square wave that is used to decide timing of operation of circuit.

① Synchronous
↓
same time


Asynchronous
↓
different time

clock is used to synchronise operations, circuits which are synchronous have all of their operations defined at precise moments.

so, synchronous circuits are faster, error immune and flexible in designing.

circuits which do not use clock i.e. asynchronous circuits are less flexible in design, slower and error prone.


SR flip-flop using NAND gate :-



truth table:-

clk	S	R	Q_{n+1}
0	x	x	$Q_n \rightarrow$ memory
1	0	0	$Q_n \rightarrow$ hold
1	0	1	0 \rightarrow Reset
1	1	0	1 \rightarrow Set
1	1	1	x \rightarrow Invalid

Symbol




Characteristics/extended truth table

S	R	Q	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	invalid (X)
1	1	1	X

} means it should not be used.

Characteristic equation

K-map



→ This eqⁿ is called characteristic eqⁿ of SR flip flop

$$Q_{n+1} = S + \bar{R}Q_n$$

with condition

$$SR = 0$$

} result

→ mean's input
excitation table

Q_n	Q_{n+1}	S	R
0	0	0	X → don't care
0	1	1	0
1	0	0	1
1	1	0	0

→ No change
used

S excitation - input
R response - output

GradeSetter